This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Aliasing Computation Using Fault Simulation with Fault Dropping
January 1995 (vol. 44 no. 1)
pp. 139-144

Abstract—It is generally thought that accurate analysis of aliasing requires non-fault dropping fault simulation. We show that fault dropping is possible when computing the exact aliasing of modeled faults for common output response compression circuits. The fault dropping process is most effective when the test set size is small. Extensions to large test sets are also considered. We present a fault simulation procedure that takes maximum advantage of fault dropping and present experimental results to support its effectiveness.

Index Terms—Aliasing computation, Fault dropping, Fault simulation

[1] M. Abramovici, M. A. Breuer, and A. D. Friedman,Digital Systems Testing and Testable Design. Rockville, MD: Computer Science Press, 1990.
[2] B. Konemann, J. Mucha, and G. Zwiehoff,“Built-in logic block observation techniques,”in 1979 Int. Test. Conf., 1979, pp. 37–41.
[3] E. J. McCluskey and S. B. Nesbat,“Design for autonomous test,”IEEE Trans. Comput., vol. 30, no. 11, pp. 866–874, Nov. 1981.
[4] E. J. McCluskey,“Built-in self-test structures,”IEEE Design and Test. of Comput., vol 35, no. 4, pp. 29–36, Apr. 1985.
[5] S. Z. Hassan and E. J. McCluskey,“Increased fault coverage through multiple signatures,”in Proc. 14th Fault-Tolerant Computing Symp., June 1984, pp. 354–359.
[6] Y. Zorian and V. K. Agarwal,“A general scheme to optimize error masking in built-in self-testing,”in16th Int. Symp. on Fault-Tolerant Computing, July 1986, pp. 410–415.
[7] J. P. Robinson and N. R. Saxena,“A unified view of test compression methods,”IEEE Trans. Comput. vol. C-35, pp. 317–321, Apr. 1986.
[8] S. K. Gupta, D. K. Pradhan, and S. M. Reddy,“Zero aliasing compression,”in20th Fault Tolerant Computing Symp., June 1990, pp. 254–263.
[9] M. Damiani, P. Olivo, M. Favalli, and B. Ricco,“An analytical model for the aliasing probability in signature analysis testing,”IEEE Trans. on Computer-aided Design of Integrated Circuits Syst., vol. 8, no. 11, pp. 1133–1144, Nov. 1989.
[10] R. A. Frohwerk,“Signature Analysis: A New Digital Field Service Method,”Hewlett-Packard J., pp. 2–8, May 1977.
[11] S. K. Gupta, and D. K. Pradhan,“A new framework for designing and analyzing BIST techniques: Computation of exact aliasing probability,”in1988 Int. Test Conf., Sept. 1988, pp. 329–342.
[12] A. Ivanov and V. K. Agarwal,“An analysis of the probabilistic behavior of linear feedback shift registers,”IEEE Trans. Computer-aided Design of Integrated Circuits Syst., vol. 8, no. 10, pp. 1074–1088, Oct. 1989.
[13] T. W. Williamset al.,“Bounds and analysis of aliasing errors in linear feedback shift registers,”IEEE Trans. Computer-aided Design of Integrated Circuits Syst., vol. 7, no. 1, pp. 75–83, Jan. 1988.
[14] P.H. Bardell, W.H. McAnney, and J. Savir, Built-In Test for VLSI, John Wiley&Sons, New York, 1987.
[15] D. Lambidonis, V. K. Agarwal, A. Ivanov, and D. Xavier,“Computation of exact fault coverage for compact (signature) testing schemes,”inProc. ISCAS 91, June 1991, pp. 1873–1876.
[16] M. Damiani, P. Olivo, M. Favalli, S. Ercolani, and B. Ricco,“Aliasing in signature analysis testing with multiple input shift registers,”IEEE Trans. Computer-aided Design of Integrated Circuits Syst., vol. 9, no. 12, pp. 1344–1353, Dec. 1990,
[17] D. Xavier, R. C. Aitken, A. Ivanov, and V. K. Agarwal,“Experiments on Aliasing in Signature Analysis Registers,”in1989 Int. Test Conf., Aug. 1989, pp. 344–354.
[18] T. Sridhar, D. S. Ho, T. J. Powell, and S. M. Thatte,“Analysis and Simulation of Parallel Signature Analyzers,”Int. J. Computers&Mathematics with Applications, No. 5/6, pp. 537–545, 1987.
[19] I. Pomeranz, S. M. Reddy, and R. Tangirala,“On Achieving Zero Aliasing for Modeled Faults,”inEurop. Conf. Design Automat., Mar. 1992, pp. 291–299.
[20] I. Pomeranz, L.N. Reddy, and S.M. Reddy, "COMPACTEST: A Method to Generate Compact Test Sets for Combinational Circuits," Proc. 1991 Int'l Test Conf., pp. 194-203, Oct. 1991.
[21] L. N. Reddy, I. Pomeranz, and S. M. Reddy,“ROTCO: A reverse order test compaction technique,”presented atEURO-ASIC 92, June 1992.
[22] I. Pomeranz and S. M. Reddy,“Aliasing computation using fault simulation with fault dropping,”inProc. 11th VLSI Test Symp., Apr. 1993, pp. 282–288.
[23] Y. Wu and A. Ivanov,“Minimal hardware multiple signature analysis for BIST,”inProc. 11th VLSI Test Symp., Apr. 1993, pp. 17–20.

Citation:
Irith Pomeranz, Sudhakar M. Reddy, "Aliasing Computation Using Fault Simulation with Fault Dropping," IEEE Transactions on Computers, vol. 44, no. 1, pp. 139-144, Jan. 1995, doi:10.1109/12.368001
Usage of this product signifies your acceptance of the Terms of Use.