This Article 
 Bibliographic References 
 Add to: 
A Design of Reed-Solomon Decoder with Systolic-Array Structure
January 1995 (vol. 44 no. 1)
pp. 118-122

Abstract—This brief contribution proposes a new class of systolic-arrays to perform Binary Reed–Solomon (RS) decoding procedures including erasure correction. Such RS decoder is suitable for VLSI implementation since the arrays consist of simple processing elements of the same type.

Index—Error and erasure correction, high-speed processing, Reed–Solomon decoder, systolic-array, VLSI implementation

[1] H. T. Kung,“Special-purpose device for signal and image processing: An opportunity in VLSI,”inProc. SPIE, vol. 241, (Real-Time Signal Processing III), Soc. Photo-Opt. Instrum. Eng., July 1980, pp. 76–84.
[2] R. P. Brent and H. T. Kung,“Systolic VLSI arrays for polynomial GCD computation,”Tech. Rep., Carnegie-Mellon Univ., Comput. Sci. Dep., May 1982.
[3] A. L. Fisher, H. T. Kung, L. M. Monier, and Y. Dohi,“Architecture of the PSC: A programmable systolic chip,”inProc. 10th Annu. Int. Symp. on Comput. Arch., June 1983, pp. 48–53.
[4] H. M. Shao, T. K. Truong, L. J. Deutch, J. H. Yuen, and I. S. Reed,“A VLSI design of a pipeline Reed–Solomon decoder,”IEEE Trans. Comput., vol. C-34, no. 5, pp. 393–403, May 1982.
[5] C.C. Wang,T.K. Truong,H.M. Shao,L.J. Deutsch,J.K. Omura, and I.S. Reed,"VLSI Architectures for Computing Multiplications and Inverses inGF(2m)," IEEE Trans. Computers, vol. 34, no. 8, pp. 709-716, Aug. 1985.
[6] I. S. Hsu, I. S. Reed, T. K. Truong, K. Wang, C. S. Yeh, and L. J. Deutsch,“The VLSI Implementation of a reed-solomon encoder using Berlekamp's bit-serial multiplier algorithm,”IEEE Trans. Comput., vol.C-33, no. 10, pp. 906–911, Oct. 1984.
[7] M. Kimura, H. Imai and Y. Dohi,“Systolic decoder for Reed-Solomon codes,”Trans. IECE, vol. J69-A, no. 3, pp. 420–428, Mar. 1986 (in Japanese).
[8] T. K. Truong, W. L. Eastman, I. S. Reed, and I. S. Hsu,“Simplified procedure for correcting both errors and erasures of Reed-Solomon code using Euclidean algorithm,”IEEE Proc., vol. B 5, pt. E, no. 6, pp. 318–324, Nov. 1988.
[9] H. M. Shao, L. J. Deutsch, and I. S. Reed,“On the design of a pipeline Reed–Solomon decoder using systolic arrays,”TDA Progress Rep. 42–91, Jet Propulsion Lab., July–Sept. 1987.
[10] K. Iwamura, H. Imai, and Y. Dohi,“A Construction method for Reed–Solomon codec suitable for VLSI design,”IECE Tech. Rep., IT86-102, pp. 15–18, Jan. 1987 (in Japanese).
[11] ——,“A construction method for Reed–Solomon codec suitable for VLSI design II,”IECE Tech. Rep., IT86-122, pp. 15–21, Mar. 1987 (in Japanese).
[12] K. Y. Liu,“Architecture for VLSI design of Reed–Solomon decoders,”IEEE Trans. Comput., vol. C-33, no. 2, pp. 178–189, Feb. 1984.
[13] S. H. Zak and K. Hwang,“Polynomial division on systolic arrays,”IEEE Trans. Comput., vol. C-34, no. 6, pp. 577–578, June 1985.
[14] Y. Sugiyama, M. Kasahara, S. Hirasawa, and T. Namekawa,“An erasure-and-errors decoding algorithm for Goppa codes,”IEEE Trans. Inform. Theory, Mar. 1976.

Keiichi Iwamura, Yasunori Dohi, Hideki Imai, "A Design of Reed-Solomon Decoder with Systolic-Array Structure," IEEE Transactions on Computers, vol. 44, no. 1, pp. 118-122, Jan. 1995, doi:10.1109/12.368005
Usage of this product signifies your acceptance of the Terms of Use.