This Article 
 Bibliographic References 
 Add to: 
On Memory Contention Problems in Vector Multiprocessors
January 1995 (vol. 44 no. 1)
pp. 92-105

Abstract—Memory interleaving considerably increases memory bandwidth in vector processor systems. The concurrent operation of the processors can produce memory bank conflicts and hence alter the memory bandwidth. Total or steady state performance for vector operations in a memory system is studied. Many methods of resolving memory bank conflicts are proposed and compared. Analytical results on the resulting effective bandwidth are presented for one of them and the others are described by exhaustive simulations. Some nonintuitive results are obtained on how conflicts depend on the size of the architecture, the number, the stride and the length of the vectors, the register length assigned by each processor to vector components.

Index Terms—Interleaved memory, memory access in vector mode, memory bandwidth, modeling of access streams, multiprocessors, performance evaluation, registers.

[1] D.H. Bailey,“Vector computer memory bank contention,” IEEE Trans. Computers, vol. 36, pp. 293-298, 1987.
[2] D. P. Bhandarkar,“Analysis of memory interference in multiprocessors,”IEEE Trans. Comput., vol. C-24, no. 9, pp. 897–908, Sept. 1975.
[3] F. Baskett and A.J. Smith, "Interference in Multiprocessor Computer Systems with Interleaved Memory," Comm. ACM, vol. 19, no. 6, pp. 327-334, June 1976.
[4] P. Budnick and D. J. Kuck,“The organization and use of parallel memories,”IEEE Trans. Comput., vol. C-20, no. 12, pp. 1566–1579, Dec. 1971.
[5] T. Cheung and J.E. Smith,“A simulation study of the Cray X-MP memorysystem,” IEEE Trans. Computers, vol. 35, pp. 613-622, 1986.
[6] M. Crehange, J.-M. Frailong, and B. Plateau,“Performance of a vector computer with memory contention,”inProc. High Performance Comput. Syst., 1987.
[7] W. Oed and O. Lange,“Modelling, measurement and simulation of memory interference in the CRAY X-MP,”Parallel Computingvol. 3, pp. 343–358, Oct. 1986.
[8] W. Oed and O. Lange,“On the effective bandwidth of interleaved memories invector processing systems,” IEEE Trans. Computers, vol. 34, no. 10, pp. 949-957, Oct. 1985.
[9] B. Ramakrishna Rau,“Interleaved memory bandwidth in a model of a multiprocessor computer system,”IEEE Trans. Comput., vol. C-28, no. 9, pp. 678–681, Sept. 1979.
[10] K. V. Sastry and R. Y. Kain,“On the performance of certain multiprocessor computer organizations,”IEEE Trans. Comput., vol. C-24, no. 11, pp. 1066–1074, Nov. 1975.
[11] D. W. L. Yen, J. H. Patel, and E. S. Davidson,“Memory interference in synchronous multiprocessor systems,”IEEE Trans. Comput., vol. C-31, no. 11, pp. 1117–1121, Nov. 1982.

Christine Fricker, "On Memory Contention Problems in Vector Multiprocessors," IEEE Transactions on Computers, vol. 44, no. 1, pp. 92-105, Jan. 1995, doi:10.1109/12.368007
Usage of this product signifies your acceptance of the Terms of Use.