This Article 
 Bibliographic References 
 Add to: 
Bit-Serial Multipliers and Squarers
December 1994 (vol. 43 no. 12)
pp. 1445-1450

Traditional bit-serial multipliers present one or more clock cycles of data-latency. In some situations, it is desirable to obtain the output after only a combinational delay, as in serial adders and subtracters. A serial multiplier and a squarer with no latency cycles are presented here. Both accept unsigned or sign-extended two's complement numbers and produce an arbitrarily long output. They are fully modular and thus good candidates for introduction in VLSI libraries.

[1] R. F. Lyon, "Two's complement pipeline multipliers,"IEEE Trans. Commun., vol. COM-24, no. 4, pp. 418-425, Apr. 1976.
[2] H. J. Sips, "Comments on 'An O(n) parallel multiplier with bit-sequential input and output,"IEEE Trans. Comput., vol. C-31, no. 4, pp. 325-327, Apr. 1982.
[3] N. R. Strader and V. T. Rhyne, "A canonical bit-sequential multiplier,"IEEE Trans. Comput., vol. C-31, no. 8, pp. 791-795, Aug. 1982.
[4] R. Gnanasekaran, "On a bit-serial input and bit-serial output multiplier,"IEEE Trans. Comput., vol. C-32, no. 9, pp. 878-880, Sept. 1983.
[5] L. Dadda, "Fast multipliers for two's-complement numbers in serial form," inIEEE 7th Symp. Comput. Arithmetic, 1985, pp. 57-63.
[6] T. Rhyne and N. R. Strader, II, "A signed bit-sequential multiplier,"IEEE Trans. Comput., vol. C-35, no. 10, pp. 896-901, Oct. 1986.
[7] L. Dadda, "On serial-input multipliers for two's complement numbers,"IEEE Trans. Comput., vol. 38. no. 9, pp. 1341-1345, Sept. 1989.
[8] S. G. Smith, "Comments on 'A signed bit-sequential multiplier,'"IEEE Trans. Comput., vol. 38, no. 9, pp. 1328-1330, Sept. 1989.
[9] L. Dadda, "Squarers for binary numbers in serial-form," inIEEE 7th Symp. Comput. Arithmetic, 1985, pp. 173-180.
[10] T. C. Chenm, "A binary multiplication scheme based on squaring,"IEEE Trans. Comput., vol. C-20, no. 6, pp. 678-680, June 1971.
[11] E. E. Swartzlander, Jr., "Parallel counters,"IEEE Trans. Comput., vol. C-22, no. 11, pp. 1021-1024, Nov. 1973.
[12] P. Ienne and M. A. Viredaz, "Bit-serial input and output multipliers and squarers," Tech. Rep. 92/7, Ecole Polytechnique Fedéale de Lausanne DI, Oct. 1992.
[13] P. Ienne and M. A. Viredaz, "GENES IV: A bit-serial processing element for a multimodel neural-network accelerator," inProc. Int. Conf. Applicat. Specific Array Processors, Venezia, Italy, Oct. 1993, pp. 345-356.

Index Terms:
adders; computational complexity; digital arithmetic; multiplying circuits; bit-serial multipliers; squarers; clock cycles; data-latency; combinational delay; adders; latency cycles; two's complement numbers; VLSI libraries.
P. Ienne, M.A. Viredaz, "Bit-Serial Multipliers and Squarers," IEEE Transactions on Computers, vol. 43, no. 12, pp. 1445-1450, Dec. 1994, doi:10.1109/12.338107
Usage of this product signifies your acceptance of the Terms of Use.