This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
On the Role of Hardware Reset in Synchronous Sequential Circuit Test Generation
September 1994 (vol. 43 no. 9)
pp. 1100-1105

The existence of hardware reset facilitates the test generation process for synchronous sequential circuits, as compared to test generation that starts from an unspecified initial state. Conventionally, therefore, when hardware reset is available, it is used to reset all state variables to predetermined values, conventionally 0, before a test sequence is applied. In this paper, we show that full hardware reset (i.e., reset that sets all state variables to 0) may sometimes result in test lengths and numbers of undetectable faults which are higher than the corresponding results when partial reset is used, i.e., when only a subset of the state variables are resettable, while the others retain their previous values (unspecified when the circuit is first operated) when reset is applied. The main advantage of partial reset over full reset is that while full reset is only useful once, at the beginning of a test sequence, partial reset can be used while the test sequence is being applied, to transfer the machine from one state to another. Experimental results are provided to support the use of partial reset, a procedure for selecting the state variables for partial reset is developed, and a test generation procedure valid under partial reset is presented.

[1] F. Hennie,Finite-state Models for Logical Machines. New York: John Wiley, 1968.
[2] A. T. Dahbura, M. U. Uyar, and C. W. Yau, "An optimal test sequence for the JTAG/IEEE P1149.1 test access port controller," inProc. Int. Test Conf., 1989, pp. 55-62.
[3] K-T. Cheng and J. Y. Jou, "Functional test generation for finite state machines," inProc. Int. Test Conf., 1990, pp. 162-168.
[4] A. Ghosh, S. Devadas, and A. R. Newton, "Test generation and verification for highly sequential circuits,"IEEE Trans. Comput.-Aided Design ICS, pp. 952-667, May 1991.
[5] I. Pomeranz and S. M. Reddy, "On achieving a complete fault coverage for sequential machines using the transition fault model," inProc. Design Autom. Conf., 1991, pp. 341-346.
[6] R. Marlett, "An effective test generation system for sequential circuits," inProc. Design Automat. Conf., June 1986, pp. 250-256.
[7] W.-T. Cheng and T. J. Chakraborty, "Gentest: An automatic test generation system for sequential circuits,"IEEE Computer, pp. 43-49, Apr. 1989.
[8] T. Nierman and J. H. Patel, "HITEC: A test generation package for sequential circuits," inProc. Euro. Design Automat. Conf., 1991, pp. 214-218.
[9] I. Pomeranz and S. M. Reddy, "Test generation for synchronous sequential circuits using multiple observation times," inProc. Fault-Tolerant Comput. Symp., 1991, pp. 52-59.
[10] I. Pomeranz and S. M. Reddy, "Classification of faults in synchronous sequential circuits," submitted toIEEE Trans. Comput., vol. 42, no. 9, pp. 1066-1077, Sept. 1993.
[11] M. R. Garey, D. S. Johnson, and L. Stockmeyer, "Some simplified NP-complete graph problems,"Theoretical Comput. Sci., 1976, pp. 237-267.

Index Terms:
logic testing; sequential circuits; hardware reset; synchronous sequential circuit test generation; state variables; test sequence; test generation procedure.
Citation:
I. Pomeranz, S.M. Reddy, "On the Role of Hardware Reset in Synchronous Sequential Circuit Test Generation," IEEE Transactions on Computers, vol. 43, no. 9, pp. 1100-1105, Sept. 1994, doi:10.1109/12.312119
Usage of this product signifies your acceptance of the Terms of Use.