This Article 
 Bibliographic References 
 Add to: 
Multiple Fault Detection in Parity Checkers
September 1994 (vol. 43 no. 9)
pp. 1096-1099

Parity checkers are widely used in digital systems to detect errors when systems are in operation. Since parity checkers are monitoring circuits, their reliability must be guaranteed by performing a thorough testing. In this work, multiple fault detection of parity checkers is investigated. We have found that all multiple stuck-at faults occurring on a parity tree can be completely detected using test patterns provided by the identity matrix plus zero vector. The identity matrix contains 1's on the main diagonal and 0's elsewhere; while the zero vector contains 0's. The identity matrix vectors can also detect all multiple general bridging faults, if the bridgings result in a wired-AND effect. However, test patterns generated from the identity matrix and binary matrix are required to detect a majority of the multiple bridging faults which yield wired-OR connections. Note that the binary matrix contains two 1's at each column of the matrix.

[1] D. C. Bossen, D. L. Ostapko, and A. M. Patel, "Optimum test patterns for parity networks,"Proc. AFIPS Fall 1970 Joint Comput. Conf., Houston, TX, pp. 63-68, Nov. 1970.
[2] S. Mourad and E. J. McCluskey, "Testability of parity checkers,"IEEE Trans. Ind. Electron., vol. 36, pp. 254-262, May 1989.
[3] S. Mourad, J. L. Hughes, and E. J. McCluskey, "Multiple fault detection in parity trees,"Dig. COMPCON Spring 86., San Francisco, CA, pp. 441-444, Mar. 1986.
[4] S. Mourad, J. L. Hughes, and E. J. McCluskey, "Effectiveness of single fault tests to detect multiple faults in parity tree,"Comput. Math. Appl., vol. 3, pp. 455-459, 1987.
[5] S. C. Seth and K. L. Kodandapani, "Diagnosis of faults in linear tree networks,"IEEE Trans. Comput., vol. C-26, pp. 29-33, Jan. 1977.
[6] J. P. Hayes, "On realizations of Boolean functions requiring a minimal or near-minimal number of tests,"IEEE Trans. Comput., vol. C-20, pp. 1506-1513, Dec. 1971.
[7] T. Nanya, S. Mourad, and E. McCluskey, "Multiple Stuck-at Fault Testability of Self-Testing Checkers,"Proc. Symp. Fault-Tolerant Computing, 1988, pp. 381-386.
[8] J. Jacob and V. D. Agrawal, "Multiple fault detection in two-level multi-output circuits,"J. Electr. Testing: Theory and Appl., vol. 3, pp. 171-173, May 1992.
[9] I. Kohavi and Z. Kohavi, "Detection of multiple faults in combinational logic networks,"IEEE Trans. Comput., vol. C-21, pp. 556-568, June 1972.
[10] V. K. Agarwal and A. S. F. Fung, "Generic fault testing of large circuits by single fault test sets,"IEEE Trans. Comput., vol. C-30, pp. 855-865, Nov. 1981.
[11] C.J. Wu, "On multiple fault detection of parity checkers," M.S. Thesis, Dept. Comp. Sci., New Mexico Tech., Socorro, NM, Sept. 1990.
[12] M. Abramovici, M. A. Breuer, and A. D. Friedman,Digital System Testing and Testable Design. New York: Computer Science, W. H. Freeman, 1990.

Index Terms:
fault location; logic testing; multiple fault detection; parity checkers; digital systems; monitoring circuits; reliability; multiple stuck-at faults; identity matrix; zero vector; wired-OR connections; binary matrix.
Wen-Ben Jone, Cheng-Juei Wu, "Multiple Fault Detection in Parity Checkers," IEEE Transactions on Computers, vol. 43, no. 9, pp. 1096-1099, Sept. 1994, doi:10.1109/12.312118
Usage of this product signifies your acceptance of the Terms of Use.