
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
S.M. Mahmud, "Performance Analysis of Multilevel Bus Networks for Hierarchical Multiprocessors," IEEE Transactions on Computers, vol. 43, no. 7, pp. 789805, July, 1994.  
BibTex  x  
@article{ 10.1109/12.293258, author = {S.M. Mahmud}, title = {Performance Analysis of Multilevel Bus Networks for Hierarchical Multiprocessors}, journal ={IEEE Transactions on Computers}, volume = {43}, number = {7}, issn = {00189340}, year = {1994}, pages = {789805}, doi = {http://doi.ieeecomputersociety.org/10.1109/12.293258}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Computers TI  Performance Analysis of Multilevel Bus Networks for Hierarchical Multiprocessors IS  7 SN  00189340 SP789 EP805 EPD  789805 A1  S.M. Mahmud, PY  1994 KW  system buses; multiprocessing systems; parallel architectures; performance evaluation; queueing theory; performance analysis; multilevel bus networks; hierarchical multiprocessors; bandwidth; fault tolerance; memory modules; connections; switches; partial multiple bus system; bus architecture; hierarchical multiprocessor design; costeffectiveness; local computations; analytical models; simulation models; synchronous multilevel bus systems; asynchronous multilevel bus systems; hierarchical reference model; memory bandwidth; packetswitched networks; MVA algorithm; queueing networks. VL  43 JA  IEEE Transactions on Computers ER   
A multiple bus system provides more bandwidth and a high degree of fault tolerance than a single bus system. But such a system becomes very expensive for a large number of processors and memory modules, due to the requirement of too many connections (switches). Lang (1983) proposed a different busbased system, known as the partial multiple bus system, which requires a lower number of connections than a multiple bus system, but with a slight degradation in system performance. This paper presents a new type of busbased system, called the multilevel bus system. Such a bus architecture can be used to design hierarchical multiprocessors. This busbased system requires significantly less connections than multiple and partial multiple bus systems. This system is very costeffective, as compared to multiple and partial multiple bus systems, when there exists some locality in the computations. Analytical and simulation models have been developed to determine the performance of both synchronous and asynchronous multilevel bus systems. The results obtained from the analysis show that a multilevel bus system performs fairly close to other busbased systems for the hierarchical reference (HR) model. In the HR model, a processor accesses its nearest memory modules more frequently than other memory modules.
[1] T. Lang, M. Valero, and M. A. Fiol, "Reduction of connections for multibus' organization,"IEEE Trans. Comput., vol. C32, no. 8, pp. 707716, Aug. 1983.
[2] T. Lang, M. Valero, and I. Alegre, "Bandwidth of crossbar and multiplebus connections for multiprocessors,"IEEE Trans. Comput., vol. C31, no. 12, pp. 12271234, Dec. 1982.
[3] C.R. Das and L.N. Bhuyan, "Bandwidth Availability of Multiplebus Multiprocessors,"IEEE Trans. Computers, Vol C34, Oct. 1985, pp. 918926.
[4] L. N. Bhuyan, "A combinatorial analysis of multibus multiprocessors," inProc. 1984 Int. Conf. Parallel Processing, 1984, pp. 225227.
[5] T.N. Mudgeet al., "Analysis of multiple bus interconnection networks," inProc. 1984 Int. Conf. Parallel Processing, Aug. 2124, 1984, pp. 228232.
[6] W.T. Chen and J.P. Sheu, "Performance analysis of multiple bus interconnection networks with hierarchical requesting model,"IEEE Trans. Comput., vol. 40, no. 7, pp. 834842, July 1991.
[7] Q. Yang and S. G. Zaky, "Communication performance in multiplebus systems,"IEEE Trans. Comput., vol. 37, no. 7, pp. 848853, July 1988.
[8] S. S. Thakkar, P. R. Gifford, and G. F. Fieland, "The balance multiprocessor system,"IEEE Micro, pp. 5769, Feb. 1988.
[9] T. Lovett and S. S. Thakkar, "The symmetry multiprocessor system," inProc. 1988 Int. Conf. Parallel Processing, 1988, pp. 303310.
[10] Q. Yang and L. N. Bhuyan, "Analysis of packetswitched multiplebus multiprocessor systems,"IEEE Trans. Comput., vol. 40, no. 3, pp. 352357, Mar. 1991.
[11] Laxmi N. Bhuyan, "An analysis of processormemory interconnection networks,"IEEE Trans. Comput., vol. C34, no. 3, pp. 279283, Mar. 1985.
[12] D. P. Bandarkar, "Analysis of memory interference in multiprocessors,"IEEE Trans. Comput., vol. C24, no. 7, pp. 897908, Sept. 1975.
[13] D.W.L. Yen, J. H. Patel and E. S. Davidson, "Memory interference in synchronous multiprocessor systems,"IEEE Trans. Comput., vol. C31, no. 11, pp. 11161121, Nov. 1982.
[14] S. Wu and M. T. Liu, "A cluster structure as an interconnection network for large multimicrocomputer systems,"IEEE Trans. Comput., vol. C30, pp. 254264, Apr. 1981.
[15] D. P. Agrawal and I. O. Mahgoub, "Performance analysis of cluster based supersystems," inProc. First Int. Conf. Supercomput. Syst., Dec. 1620, 1985, pp. 593602.
[16] "Analysis of a class of clusterbased multiprocessor systems,"Inform. Sci., An Int. J., pp. 85105, Oct. 1987.
[17] I. O. Mahgoub and A. K. Elmagarmid, "Performance analysis of a generalized class ofmlevel hierarchical multiprocessor systems,"IEEE Trans. Parallel Distrib. Syst., vol. 3, no. 2, pp. 129138, Mar. 1992.
[18] S. P. Dandamudi and D. L. Eager, "Hierarchical interconnection networks for multicomputer systems,"IEEE Trans. Comput., vol. 39, no. 6, pp. 786797, June 1990.
[19] K. Hwang and J. Ghosh, "Hypernet: A communicationefficient architecture for constructing massively parallel computers,"IEEE Trans. Comput., vol. C36, pp. 14501466, Dec. 1987.
[20] M. K. Molloy,Fundamentals of Performance Modeling. New York: Macmillan, 1989.
[21] E. D. Lazawskaet al., Quantitative System PerformanceComputer System Analysis Using Queueing Network Models. Englewood Cliffs, NJ: PrenticeHall, 1984.
[22] Joseph Di Giacomo,Digital Bus Handbook. New York: McGrawHill, 1990, p. 2.2.
[23] G. Chiola, M. A. Marsan, and G. Balbo, "Productform solution techniques for the performance analysis of multiplebus multiprocessor systems with nonuniform memory references,"IEEE Trans. Comput., vol. 37, no. 5, pp. 532540, May 1988.
[24] YC Liu and CJ Jou, "Effective memory bandwidth and processor blocking probability in multiplebus systems,"IEEE Trans. Comput., vol. C36, pp. 761764, June 1987.
[25] D. Towsley, "Approximate models of multiple bus multiprocessor systems,"IEEE Trans. Comput., vol. C35, no. 3, pp. 220228, Mar. 1986.
[26] T. N. Mudge and H. B. AlSadoun, "A semiMarkov model for the performance of multiplebus systems,"IEEE Trans. Comput., vol. C34, pp. 934942, Oct. 1985.
[27] K. B. Irani and I. H. Onyuksel, "A closedform solution for the performance analysis of multiplebus multiprocessor systems,"IEEE Trans. Comput., vol. C33, no. 11, pp. 10041012, Nov. 1984.
[28] M. A. Marsan and M. Gerla, "Markov models for multiple bus multiprocessor systems,"IEEE Trans. Comput., vol. C31, no. 3, pp. 239248, Mar. 1982.