The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.06 - June (1994 vol.43)
pp: 737-748
ABSTRACT
<p>A class of fault-tolerant Very Large Scale Integration (VLSI) and Wafer Scale Integration (WSI) schemes, called the multiple-level redundancy, which incorporates both hierarchical and element level redundancy has been proposed for the design of high yield and high reliability large area array processors. The residual redundancy left unused after successfully reconfiguring and eliminating the manufacturing defects can be used to improve the operational reliability of a system. Since existing techniques for the analysis of the effect of residual redundancy on reliability improvement are not applicable, we present a new hierarchical model to estimate the reliability of the systems designed by our approach. Our model emphasizes the effect of support circuit (interconnection) failures on system reliability, leading to more accurate analysis. We discuss two area prediction models, one based on the regular WSI process, another based on the advanced WSI process, to estimate the area-related parameters. This analysis gives an insight into the practical implementations of fault-tolerant schemes in VLSI/WSI technology. Results of a computer experiment conducted to validate our models are also discussed.</p>
INDEX TERMS
redundancy; VLSI; circuit reliability; logic testing; logic arrays; reliability theory; fault-tolerant VLSI/WSI systems; multiple-level redundancy; fault-tolerant Very Large Scale Integration; large area array processors; residual redundancy; operational reliability; reliability; area prediction models; Markov model; yield.
CITATION
Y.-Y. Chen, S.J. Upadhyaya, "Modeling the Reliability of a Class of Fault-Tolerant VLSI/WSI Systems Based on Multiple-Level Redundancy", IEEE Transactions on Computers, vol.43, no. 6, pp. 737-748, June 1994, doi:10.1109/12.286306
36 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool