This Article 
 Bibliographic References 
 Add to: 
A Fast Method to Evaluate the Optimum Number of Spares in Defect-Tolerant Integrated Circuits
June 1994 (vol. 43 no. 6)
pp. 687-697

We present a method to accelerate the search for the number of spares to be included in defect tolerant integrated circuits. Our method is obtained by bringing two modifications to a conventional evaluation method. The main motivations behind the development of this method are: the possibilities offered by the implementation of defect tolerance, the existence of many yield models, which may predict different results in terms of optimum number of spares, and the fact that some models are very compute intensive. The modeling methods leading to several usual yield models are briefly presented. We also present results showing that our method is valid for a wide range of parameters. However, this method can be applied to all yield models considered and it can significantly reduce the time spent in the search for the best possible reconfiguration strategies.

[1] A. G. Ansley, "Computation of integrated circuits yields from the distribution of slice yields for the individual devices,"IEEE Trans. Electron Devices, vol. ED-15, pp. 405-406, June 1968.
[2] M. Chean and J. A. B. Fortes, "A taxonomy of reconfiguration techniques for fault-tolerant processor arrays,"IEEE Comput., vol. 23, no. 1, pp. 55-69, Jan. 1990.
[3] P. Franzon, "Yield modeling for fault-tolerant VLSI arrays," inFirst Int. Workshop on Systolic Arrays, pp. 207-215, 1987.
[4] J. C. Harden and N. R. Strader, "Architectural yield optimization for WSI,"IEEE Trans. Comput., vol. 37, no. 1, pp. 88-110, Jan. 1988.
[5] S. R. Hofstein and F. P. Heiman, "The silicon insulated-gate field effect transistor,"Proc. IEEE, vol. PROC-51, pp. 1190-1202, Sept. 1963.
[6] J. Huang and J. Daughton, "Yield optimization in wafer scale circuits with hierarchical redundancies,"Integration, vol. 4, pp. 43-51, 1986.
[7] R. M. Warner, Jr., "Applying a composite model to the IC yield problem,"IEEE J. Solid-State Circuits, vol. SC-9, pp. 86-95, June 1974.
[8] M. B. Ketchen, "Point defect yield model for wafer scale integration,"IEEE Circuits and Devices Mag., vol. 1, no. 4, pp. 24-34, July 1985.
[9] I. Koren and D. J. Pradhan, "Modeling the effect of redundancy on yield and performance of VLSI systems,"IEEE Trans. Comput., vol. C-36, pp. 344-355, 1987.
[10] I. Koren and C. H. Stapper, "Yield models for defect-tolerant VLSI circuits: a review," inDefect and Fault-Tolerance in VLSI Systems. New-York: Plenum Press, 1989, pp. 1-21.
[11] T. E. Mangir, "Sources of failures and yield improvement for VLSI and restructurable interconnects for RVLSI and WSI: Part I--Sources of failures and yield improvement for VLSI,"Proc. IEEE, vol. PROC-72, no. 6, pp. 690-708, June 1984.
[12] G. E. Moore, "What level of LSI is best for you?"Electronics, vol. 43, pp. 126-130, Feb. 1970.
[13] B. T. Murphy, "Cost-size optima of monolithic integrated circuits,"Proc. IEEE, vol. 52, pp. 1537-1545, Dec. 1964.
[14] R. Negrini, M. Sami, and R. Stefanelli,Fault tolerance through reconfiguration in VLSI and WSI arrays. Cambridge, MA: MIT Press, 1989.
[15] T. Okabe, M. Nagata, and S. Shimada, "Analysis on yield of integrated circuits and a new expression for the yield,"Electron. Eng. Japan, vol. 92, pp. 135-141, Dec. 1972.
[16] R. B. Seeds, "Yield, economic and logistic models for complex digital arrays," in IEEE Int. Conv. Rec., 1967, pp. 60-61.
[17] P. Stack,Introduction to Numerical Method. London: Collier-Macmillan Ltd., 1970.
[18] C. H. Stapper, F. M. Armstrong, and K. Saji, "Integrated circuits yield statistics,"Proc. IEEE, vol. PROC-71, pp. 453-470, Apr. 1983.
[19] C. H. Stapper, A. N. McLaren, and M. Dreckmann, "Yield model for productivity optimization of VLSI chips with redundancy and partially good product,"IBM J. Res. Develop., vol. 24, pp. 398-409, May 1980.
[20] E. Tammaru and J. B. Angell, "Redundancy for LSI yield enhancement,"IEEE J. Solid State Circuits, vol. SC-2, no. 4, pp. 172-182, Dec. 1967.
[21] C. Thibeault, "Considerations on the implementation of defect-tolerant IC's," Ph.D. thesis (in French), Ecole Polytechnique of Montréal, Sept. 1991.
[22] C. Thibeault, Y. Savaria, and J. L. Houle, "Equivalence proofs of some yield modeling methods for defect-tolerant integrated circuits," Tech. Rep. EPM/RT-90-11, Ecole Polytechnique de Montréal.
[23] C. Thibeault, Y. Savaria, and J. L. Houle, "A new yield formula for fault-tolerant large-area devices," inDefect and Fault-Tolerance in VLSI Systems. New York: Plenum Press, 1989, pp. 53-64.
[24] C. Thibeault, Y. Savaria, and J. L. Houle, "Impact of reconfiguration logic on the optimization of defecttolerant integrated circuits," inProc. FTCS20, Newcastle upon Tyne, UK, June 1990, pp. 158-165.
[25] C. Thibeault, Y. Savaria, and J. L. Houle, "Fast prediction of the optimum number of spares in defecttolerant integrated circuits," inProc. IFIP-IEEE Int. Workshop on Defect and Fault Tolerance in VLSI Syst., Grenoble, France, Nov. 1991, pp. 119-130.
[26] C. Thibeault, Y. Savaria, and J. L. Houle, "Heuristic prediction of the optimum number of spares in defect-tolerant integrated circuits,"J. Circuits. Syst., and Comput.(World Scientific), vol. no. 2, June 1992.
[27] M. Wang, M. Cutler, and S. Y. H. Su, "Reconfiguration of VLSI/WSI mesh array processors with two-level redundancy,"IEEE Trans. Comput., vol. 38, no. 4, pp. 547-554, Apr. 1989.

Index Terms:
redundancy; circuit reliability; logic testing; integrated circuit manufacture; VLSI; defect-tolerant integrated circuits; defect tolerance; yield models; optimum number of spares; reconfiguration strategies; optimum redundancy.
C. Thibeault, Y. Savaria, J.-L. Houle, "A Fast Method to Evaluate the Optimum Number of Spares in Defect-Tolerant Integrated Circuits," IEEE Transactions on Computers, vol. 43, no. 6, pp. 687-697, June 1994, doi:10.1109/12.286302
Usage of this product signifies your acceptance of the Terms of Use.