This Article 
 Bibliographic References 
 Add to: 
Testing Iterative Logic Arrays for Sequential Faults with a Constant Number of Patterns
April 1994 (vol. 43 no. 4)
pp. 495-501

Shows that a constant number of test vectors are sufficient for fully testing a k-dimensional ILA for sequential faults if the cell function is bijective. The authors then present an efficient algorithm to obtain such a test sequence. By extending the concept of C-testability and M-testability to sequential faults, the constant-length test sequence can be obtained. A pipelined array multiplier is shown to be C-testable with only 53 test vectors for exhaustively testing the sequential faults.

[1] W. H. Kautz, "Testing for faults in combinational cellular logic arrays," inProc. 8th Annu. Symp. Switching and Automata Theory, Dec. 1967, pp. 161-174.
[2] A. D. Friedman, "Easily testable iterative systems,"IEEE Trans. Compt., vol. C-22, pp. 1061-1064, Dec. 1973.
[3] R. Parthasarathy and S. M. Reddy, "A testable design of iterative logic arrays,"IEEE Trans. Comput., vol. C-30, pp. 833-841, Nov. 1981.
[4] T. Sridhar and J. P. Hayes, "Design of easily testable bit-sliced systems,"IEEE Comput., vol. C-30, pp. 842-854, Nov. 1981.
[5] J. P. Shen and F. J. Ferguson, "The design of easily testable VLSI array multiplier,"IEEE Trans. Comput., vol. C-33, pp. 554-560, June 1984.
[6] A. Chatterjee and J. A. Abraham, "Test generation for arithmetic units by graph labelling," inProc. 17th Int. Symp. on Fault Tolerant Computing, 1987, pp. 284-289.
[7] C.-W. Wu and P. R. Cappello, "Easily testable iterative logic arrays,"IEEE Trans. Comput., vol. C-39, pp. 640-652, May 1990.
[8] C.-W Wu, "Test generation for combinational iterative logic arrays," inProc. 3rd Int. Symp. IC Design and Manufacturing, Singapore, Sept. 1989, pp. 223-230.
[9] W.-T. Cheng and J. H. Patel, "A shortest length test sequence for sequential-fault detection in ripple carry adders," inProc. IEEE Int. Conf. on Computer-Aided Design, 1985, pp. 71-73.
[10] A. Rubio, R. Anglada, and J. Figueras, "Easily testable iterative unidimensional CMOS circuits," inProc. IEEE 1st European Testing Conf., Apr. 1989, pp. 240-245.
[11] M. A. Bayoumi and N. Ling, "Testing of a NORA CMOS serial-parallel multiplier,"IEEE J. Solid-State Circ., vol. 24, pp. 494-503, Apr. 1989.
[12] G. Carson and G. Borriello, "A testable CMOS asynchronous counter,"IEEE J. Solid-State Circ., vol. 25, pp. 952-960, Aug. 1990.
[13] R. L. Wadsack, "Fault modeling and logic simulation of CMOS and MOS integrated circuits,"Bell Syst. Tech. J., vol. 57, no. 5, pp. 1449-1474, 1978.
[14] J. P. Hayes, "Fault modeling for digital MOS integrated circuits,"IEEE Trans. CAD, vol. CAD-3, no. 3, pp. 200-208, 1984.
[15] C.-W. Wu and S.-K. Lu, "Designing self-testable cellular arrays," inProc. IEEE Int. Conf. Computer Design, Cambridge, MA, Oct. 1991, pp. 110-113.
[16] J. V. McCanny and J.G. McWhirter, "Completely iterative, pipelined multiplier array suitable for VLSI,"Proc. Inst. Elec. Eng., vol. 129, pp. 40-46, Apr. 1982.

Index Terms:
logic testing; sequential circuits; logic arrays; combinatorial circuits; iterative logic arrays; sequential faults; test vectors; ILA; C-testability; M-testability; constant-length test sequence; pipelined array multiplier; iterative logic array; logic testing; sequential fault testing; test pattern generation.
Chih-Yuang Su, Cheng-Wen Wu, "Testing Iterative Logic Arrays for Sequential Faults with a Constant Number of Patterns," IEEE Transactions on Computers, vol. 43, no. 4, pp. 495-501, April 1994, doi:10.1109/12.278489
Usage of this product signifies your acceptance of the Terms of Use.