This Article 
 Bibliographic References 
 Add to: 
Analysis of Asynchronous Binary Arbitration on Digital Transmission-Line Busses
April 1994 (vol. 43 no. 4)
pp. 484-489

A common misconception is that asynchronous binary arbitration settles in at most four units of bus-propagation delay, irrelevant of the number of arbitration bus lines. The author disproves this conjecture by presenting an arrangement of modules on m bus lines, for which binary arbitration requires /spl lsqb/m/2/spl rsqb/ units of bus-propagation delay to settle. He also proves that for any arrangement of modules on m bus lines, binary arbitration settles in at most /spl lsqb/m/2/spl rsqb/+2 units of bus-propagation delay.

[1] S. Kipnis, "Organization of Systems with Bussed Interconnections," Ph.D. dissertation, Laboratory for Computer Science, Massachusetts Institute of Technology, Aug. 1990. Also available as Technical Report, MIT/LSC/TR-537, Mar. 1992.
[2] D. M. Taub, "Contention resolving circuits for computer interrupt systems,"Proc. Inst. Elec. Eng., vol. 123, no. 9, pp. 845-850, Sept. 1976.
[3] P. L. Borill, "IEEE P896--The Futurebus project,"Microproc. Microsyst., vol. 6, no. 9, pp. 489-495, Nov. 1982.
[4] D. Del Corso, "Experiences in designing the M3 backplane bus standard,"Microproc. Microsyst., vol. 10, no. 2, pp. 101-107, Mar. 1986.
[5] D. B. Gustavson, "Computer busses--a tutorial,"IEEE Micro, vol. 4, no. 4, pp. 7-22, Aug. 1984.
[6] D. B. Gustavson, "Introduction to the Fastbus,"Microproc. Microsyst., vol. 10, no. 2, pp. 77-85, Mar. 1986.
[7] D. M. Taub, "Worst-case arbitration time in S-100-type computer bus systems,"Electron. Lett., vol. 18, no. 9, pp. 833-835, Sept. 1982.
[8] S. A. Ward and C. J. Terman, "An approach to personal computing,"Proc. COMPCON, IEEE, 1980, pp. 460-465.
[9] "Micro channel Architecture," inIBM Personal System/2 Hardware Interface Technical Reference--Architectures, IBM, Oct. 1990.
[10] D. M. Taub, "Arbitration and control acquisition in the proposed IEEE 896 Futurebus,"IEEE Micro, vol. 4, no. 4, pp. 28-41, Aug. 1984.
[11] D. Del Corso and L. Verrua, "Connection delay in distributed priority networks,"Microproc. Microprog., vol. 13, no. 1, pp. 21-29, Jan. 1984.
[12] R. N. Ashcroft, R. L. Rivest, and S. A. Ward, "Counterexample to arbitration bus scheme," manuscript, MIT, Sept. 1988.
[13] S. A. Ward, private communication, May 1989.
[14] D. M. Taub, "Corrected settling time of the distributed parallel arbiter,"Proc. Inst. Elec. Eng., Pt. E, vol. 139, no. 4, July 1992, pp. 348-354.
[15] D. Del Corso, H. Kirrman, and J. D. Nicoud,Microcomputer Buses and Links, ch. 5. London: Academic Press, 1986.
[16] R. V. Balakrishnan, "The proposed IEEE 896 Futurebus--a solution to the bus driving problem,"IEEE Micro, vol. 4, no. 4, pp. 23-27, Aug. 1984.
[17] D. B. Gustavson and J. Theus, "Wire-OR logic transmission lines,"IEEE Micro, vol. 3, no. 3, pp. 51-55, June 1983.

Index Terms:
system buses; asynchronous transfer mode; transmission line theory; asynchronous binary arbitration; bus-propagation delay; m bus lines; arbitration; arbitration busses; arbitration time; digital transmission line; settling time.
S. Kipnis, "Analysis of Asynchronous Binary Arbitration on Digital Transmission-Line Busses," IEEE Transactions on Computers, vol. 43, no. 4, pp. 484-489, April 1994, doi:10.1109/12.278487
Usage of this product signifies your acceptance of the Terms of Use.