This Article 
 Bibliographic References 
 Add to: 
Concurrent Process Monitoring with No Reference Signatures
April 1994 (vol. 43 no. 4)
pp. 475-480

A simple, inexpensive and time/space efficient signature technique for process monitoring is presented. In this technique, a known signature function is applied to the instruction stream at compilation phase and when the accumulated signature forms an m-out-of-n code, the corresponding instructions are tagged. Error checking is done at run-time by monitoring the signatures accumulated at the tagged locations to determine whether they form m-out-of-n codes. This approach of signature checking does not require the embedding of reference signatures at compilation, thereby leading to savings in memory as well as in execution time. The m-out-of-n code approach offers high error coverage and controllable latency. The results of the experiments conducted to verify the controllability of the latency are discussed. One of the distinguishing features of the proposed scheme is the elimination of reference signatures, which are the main source of memory and time overhead in the existing techniques.

[1] A. Mahmood and E. McCluskey, "Concurrent error detection using watchdog processors--A survey,"IEEE Trans. Comput., vol. 37, pp. 160-174, Feb. 1988.
[2] T. Sridhar and S. Thatte, "Concurrent checking of program flow in VLSI processors," inProc. 12th Int. Test Conf., 1982, pp. 191-199.
[3] B. Ramamurthy and A. Melton, "A synthesis of software science measures and the cyclomatic number,"IEEE Trans. Software Eng., vol. 14, pp. 1116-1121, Aug. 1988.
[4] K. Wilken and J.P. Shen, "Continuous Signature Monitoring, Low-Cost Concurrent Dtection of Processor Control Errors,"IEEE Trans. Computer Aided Design, Vol. CAD-9, No 6, June 1990, pp. 629-641.
[5] K. Wilken, "Optimal signature placement for processor-error detection using signature monitoring," inProc. 21st FTCS, 1991, pp. 326-333.
[6] N. Warter and W. Hwu, "A software based approach to achieving optimal performance for signature control flow checking," inProc. 20th FTCS, 1990, pp. 442-449.
[7] J. Eifert and J. Shen, "Processor monitoring using asynchronous signatured instruction streams," inProc. 14th Int. Symp. Fault Tolerant Computing (FTCS), 1984, pp. 394-399.
[8] M. Namjoo, "Cerberus-16: An architecture for general purpose watchdog processor," inProc. 13th Int. Symp. Fault Tolerant Computing (FTCS), June 1983, pp. 17-20.
[9] M. Namjoo, "Techniques for concurrent testing of VLSI processor operation," inProc. Int. Test Conf., Nov. 1982, pp. 461-468.
[10] M. Schuette and J. P. Shen, "Processor control flow monitoring using signatured instruction streams,"IEEE Trans. Comput., vol. C-36, pp. 264-276, Mar. 1987.
[11] K. Wilken and J. Shen, "Embedded signature monitoring: Analysis and technique," inProc. 17th Int. Test Conf., 1987, pp. 324-333.
[12] K. D. Wilken and J. P. Shen, "Continuous signature monitoring: Efficient concurrent-detection of processor control errors,"Proc. Int. Test Conf., 1988, pp. 914-925.
[13] N. Saxena and E. McCluskey, "Control-flow checking using watchdog assists and extended-precision checksums,"IEEE Trans. Comput., vol. 39, pp. 554-559, Apr. 1990.
[14] D. A. Patterson, "Reduced instruction set computers,"Commun. ACM, vol. 28, pp. 8-21, Jan. 1985.
[15] J.L. Hennessy and David A. Patterson,Computer Architecture: A Quantitative Approach, Morgan Kaufmann, San Mateo, Calif., 1990.
[16] A. Tannenbaum,Structured Computer Organization. Englewood Cliffs, NJ: Prentice Hall Inc., 1990.
[17] R. Paul,SPARC Architecture and Assembly Language Programming and C. Englewood Cliffs, NJ: Prentice Hall Inc., 1994.
[18] A. Mahmood and E. McCluskey, "Watchdog processors: Error coverage and overhead," inDig. Papers 15th Ann. Int. Symp. Fault Tolerant Computing (FTCS), 1985, pp. 214-219.
[19] J. Sosnowski, "Detection of Control Flow Errors Using Signature and Checking Instructions,"Proc. IEEE Int'l Test Conf., 1988, pp. 81-88.

Index Terms:
fault tolerant computing; program testing; concurrent process monitoring; signature technique; compilation phase; error checking; signature checking; controllability; controllable latency; bit errors; branch-free interval; control flow graph; error coverage; error latency; sequencing errors; signature analysis; watchdog processor.
S.J. Upadhyaya, B. Ramamurthy, "Concurrent Process Monitoring with No Reference Signatures," IEEE Transactions on Computers, vol. 43, no. 4, pp. 475-480, April 1994, doi:10.1109/12.278485
Usage of this product signifies your acceptance of the Terms of Use.