This Article 
 Bibliographic References 
 Add to: 
A State Assignment Approach to Asynchronous CMOS Circuit Design
April 1994 (vol. 43 no. 4)
pp. 460-469

Present a new algorithm for state assignment in asynchronous circuits so that for each circuit state transition, only one (secondary) state variable switches. No intermediate unstable states are used. The resultant circuits operate at optimum speed in terms of the number of transitions made and use only static CMOS gates. By reducing the number of switching events per state transition, noise due to the switching events is reduced and dynamic power dissipation may also be reduced. This approach is suitable for asynchronous sequential circuits that are designed from flow tables or state transition diagrams. The proposed approach may also be useful for designing synchronous circuits, but explorations into the subject of clock power would be necessary to determine its usefulness.

[1] A.P. Chandrakasan, S. Sheng, and R.W. Broderson, "Low-Power CMOS Digital Design,"IEEE J. Solid-State Circuits, Vol. 27, No. 4, 1992, pp. 473-483.
[2] A. D. Friedman and P. R. Menon,Theory and Design of Switching Circuits, Rockville, MD: Computer Science Press, 1975.
[3] A. Friedman, R. Graham, and J. Ullman, "Universal single transition time asynchronous state assignments,"IEEE Trans. Comput., vol. C-18, pp. 541-547, June 1969.
[4] L. A. Glasser and D. W Dobberpuhl,The Design and Analysis of VLSI Circuits. Reading, MA: Addison-Wesley, 1985.
[5] D. A. Huffman, "The synthesis of sequential switching circuits,"J. Franklin Inst., vol. 257, nos. 3 and 4, 1954.
[6] D. A. Huffman, "A study of the memory requirements of sequential switching circuits," Tech. Rep. 293, MIT Res. Lab. for Electron., Cambridge, MA, Mar. 14, 1955.
[7] V. Kantabutra and A. Andreou, "On a general design principle for low-power digital VLSI circuits," inProc. Conf. Inform. Sci. Syst., Baltimore, MD, 1991.
[8] C. N. Liu, "A state variable assignment method for asynchronous sequential switching circuits,"J. ACM, vol. 10, pp. 209-216, Apr. 1963.
[9] M. Sivilotti, "Wiring considerations in analog VLSI systems with applications to field-programmable networks," Ph.D. dissertation, California Inst. of Technol., Pasadena, CA, 1991.
[10] C. Piguet, "Logic synthesis of asynchronous circuits," inProc. 1990 Custom Integrated Circuits Conf., 1990, pp. 29.6.1-29.6.4.
[11] T. G. Noll and E. De Man, "Pushing the performance limits due to power dissipation of future ULSI chips," inProc. Int. Symp. Circuits Syst., San Diego, CA, May 1992.
[12] J. Tracey, "Internal state assignments for asynchronous sequential machines,"IEEE Trans. Electron. Comput., vol. E C-15, no. 4, Aug. 1966.
[13] E. Vittoz, B. Gerber and F. Leuenberger, "Silicon-gate CMOS frequency divider for the electronic watch,"IEEE J. Solid-State Circuits, vol. SC-7, no. 2, Apr. 1972.
[14] E. Vittoz and H. Oguey, "Complementary dynamic MOS logic circuits,"IEE Electron. Lett., vol. 9, no. 4, Feb. 1973.
[15] E. Vittoz, "Micropower techniques," inDesign of MOS VLSI Circuits for Telecommunications, Y. Tsividis and P. Antognetti, Eds. Englewood Cliffs, NJ: Prentice-Hall, 1985.
[16] R. Brayton, G. Hachtel, C. McMullen, and A. Sangio-Vincentelli,Logic Minimization Algorithms for VLSI Synthesis. Boston, MA: Kluwer Academic, 1984.
[17] J. Buchanan, "Guidelines for reducing inductance and transient-current effects,"BiCMOS/CMOS Systems Design. New York: McGraw-Hill, 1991, section 4.4, pp. 75-77.

Index Terms:
state assignment; asynchronous sequential logic; sequential circuits; logic design; CMOS integrated circuits; integrated logic circuits; state assignment; asynchronous CMOS circuit design; asynchronous circuits; CMOS gates; switching events; asynchronous sequential circuits; flow tables; state transition diagrams.
V. Kantabutra, A.G. Andreou, "A State Assignment Approach to Asynchronous CMOS Circuit Design," IEEE Transactions on Computers, vol. 43, no. 4, pp. 460-469, April 1994, doi:10.1109/12.278483
Usage of this product signifies your acceptance of the Terms of Use.