Issue No.02 - February (1994 vol.43)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/12.262132
<p>Proposes an analysis technique for a class of Multistage Interconnection Networks (MIN's) that have finite buffers at their switch inputs and operate in a synchronous packet-switched mode. The authors examine the issue of clock period in design and analysis of synchronous MIN's and propose a model based on small clock periods. Then they analyze their "small cycle" design and compare the results with those obtained from the standard "big cycle" model that is currently used. The significant performance improvement of their model is shown based on various clock width, data width, and buffer length.</p>
multiprocessor interconnection networks; packet switching; finite buffer analysis; multistage interconnection networks; MIN; synchronous packet-switched mode; small clock periods; performance improvement; finite buffers; packet-switching performance.
Jianxun Ding, "Finite Buffer Analysis of Multistage Interconnection Networks", IEEE Transactions on Computers, vol.43, no. 2, pp. 243-247, February 1994, doi:10.1109/12.262132