This Article 
 Bibliographic References 
 Add to: 
Finite Buffer Analysis of Multistage Interconnection Networks
February 1994 (vol. 43 no. 2)
pp. 243-247

Proposes an analysis technique for a class of Multistage Interconnection Networks (MIN's) that have finite buffers at their switch inputs and operate in a synchronous packet-switched mode. The authors examine the issue of clock period in design and analysis of synchronous MIN's and propose a model based on small clock periods. Then they analyze their "small cycle" design and compare the results with those obtained from the standard "big cycle" model that is currently used. The significant performance improvement of their model is shown based on various clock width, data width, and buffer length.

[1] "Butterfly GP1000 Overview,"BBN Advanced Computers, Inc., Nov. 1988.
[2] G. F. Pfisteret al., "The IBM research parallel processor prototype (RP3): Introduction and architecture," inProc. 1985 Int'l Conf. Parallel Processing, 1985, pp. 764-771.
[3] D. Gajski, D. Kuck, and A. Sameh, "Cedar--A large scale multiprocessor," inProc. 1983 Int'l Conf. Parallel Processing, 1983, pp. 524-529.
[4] L. N. Bhuyan, Q. Yang, and D. P. Agrawal, "Performance of multiprocessor interconnection networks,"IEEE Comput., vol. 22, no. 2, pp. 25-37, Feb. 1989.
[5] F. A. Tobagi, "Fast packet switch architectures for broadband integrated service digital networks,"Proc. IEEE, vol. 78, no. 1, pp. 133-167, Jan. 1990.
[6] C. P. Kruskal and M. Snir, "The performance of multistage interconnection networks for multiprocessors,"IEEE Trans. Comput., vol. C-32, pp. 1091-1098, Dec. 1983.
[7] H. Jiang and L. N. Bhuyan, "MVAMIN: Mean value analysis algorithms for Multistage Interconnection Networks,"J. Parallel Distributed Comput., vol. 12, pp. 189-201, 1991.
[8] D. M. Dias and J. R. Jump, "Analysis and simulation of buffered delta networks,"IEEE Trans. Comput., vol. C-30, no. 4, pp. 273-282, Apr. 1981.
[9] Y. C. Jenq, "Performance analysis of a packet switch based on single-buffered banyan network,"IEEE J. Select. Areas Commun., vol. SAC-1, no. 6, pp. 1014-1021, Dec. 1983.
[10] H. Yoon, K. Y. Lee, and M. T. Liu, "Performance analysis of multibuffered packet-switching networks in multiprocessor systems,"IEEE Trans. Comput., vol. C-39, no. 3, pp. 319-327, Mar. 1990.
[11] H. S. Kim and A. Garcia, "Performance analysis of buffered banyan networks under nonuniform traffic patterns,"IEEE INFOCOM' 88, pp. 4A.4.1-4A.4.10, 1988.
[12] T. H. Theimer, E. P. Rathgeb, and M. N. Huber, "Performance analysis of buffered banyan networks,"IEEE Trans. Commun., vol. c-39, pp. 269-277, Feb. 1991.
[13] J. H. Patel, "Performance of processor-memory interconnections for multiprocessors,"IEEE Trans. Comput., vol. C-30, no. 12, pp. 771-780, Dec. 1981.
[14] J. Ding and L. N. Bhuyan, "Performance evaluation of multistage interconnection networks with finite buffers," inProc. 1991 Int'l Conf. Parallel Processing, vol. I, pp. 592-599, 1991.
[15] S. H. Hsiao and C. Y. R. Chen, "Performance analysis of single-buffered multistage interconnection networks," inProc. Third IEEE Symp. Parallel Distributed Processing, Dec. 1991, pp. 864-867.
[16] Y. Mun and H. Y. Youn, "Performance analysis of finite buffered multistage interconnection networks," inProc. Supercomputing '92, 1992, pp. 718-727.

Index Terms:
multiprocessor interconnection networks; packet switching; finite buffer analysis; multistage interconnection networks; MIN; synchronous packet-switched mode; small clock periods; performance improvement; finite buffers; packet-switching performance.
Jianxun Ding, L.N. Bhuyan, "Finite Buffer Analysis of Multistage Interconnection Networks," IEEE Transactions on Computers, vol. 43, no. 2, pp. 243-247, Feb. 1994, doi:10.1109/12.262132
Usage of this product signifies your acceptance of the Terms of Use.