
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
InCheol Park, SeKyoung Hong, ChongMin Kyung, "Two Complementary Approaches for Microcode Bit Optimization," IEEE Transactions on Computers, vol. 43, no. 2, pp. 234239, February, 1994.  
BibTex  x  
@article{ 10.1109/12.262130, author = {InCheol Park and SeKyoung Hong and ChongMin Kyung}, title = {Two Complementary Approaches for Microcode Bit Optimization}, journal ={IEEE Transactions on Computers}, volume = {43}, number = {2}, issn = {00189340}, year = {1994}, pages = {234239}, doi = {http://doi.ieeecomputersociety.org/10.1109/12.262130}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Computers TI  Two Complementary Approaches for Microcode Bit Optimization IS  2 SN  00189340 SP234 EP239 EPD  234239 A1  InCheol Park, A1  SeKyoung Hong, A1  ChongMin Kyung, PY  1994 KW  minimisation; linear programming; microprogramming; computational complexity; microcode bit optimization; microprogrammed processors; minimization; microcode width; integer linear programming; graph bipartitioning; heuristic algorithm; polynomial time complexity; microprogramming. VL  43 JA  IEEE Transactions on Computers ER   
In the design of microprogrammed processors, the minimization of microcode width is very crucial to reduce the required microcode ROM area. The paper suggests two different procedures which are complementary in nature: first an integer linear programming formulation which guarantees an optimal solution for small or medium size problems; and second, a heuristic algorithm based on the graph bipartitioning to deal with large size problems. Experimental results show that the proposed heuristic algorithm yields nearoptimal solutions with polynomial time complexity.
[1] T. G. Rauscher and P. M. Adams, "Micrprogramming: A tutorial and survey of recent developments,"IEEE Trans. Comput., vol. C29, pp. 220, Jan. 1980.
[2] T. Agerwala, "Microprogram optimization: A survey,"IEEE Trans. Comput., vol. C25, pp. 962973, Oct. 1976.
[3] S. Dasqupta, "The organization of microprogram stores,"Comput. Surveys, vol. 11, no. 1, pp. 3965, Mar. 1979.
[4] S. Davidsonet al., "Some experiments in local microcode compaction for horizontal machines,"IEEE Trans. Comput., vol. C31, pp. 460477, July 1981.
[5] J. A. Fisher, "Trace scheduling: A technique for global microcode compaction,"IEEE Trans. Comput., pp. 478490, July 1981.
[6] S. Isodaet al., "Global compaction of horizontal microprograms based on the generalized data dependency graphs,"IEEE Trans. Comput., vol. C32, pp. 922932, Oct. 1983.
[7] S. J. Schwartz, "An algorithm for minimizing read only memories for machine control," inProc. IEEE 10th Ann. Symp. Switch. Automata Theory, 1968, pp. 2833A.
[8] E. L. Robertson, "Microcode bit optimization is NPcomplete,"IEEE Trans. Comput., vol. C28, pp. 316319, Apr. 1979.
[9] A. Grasselli and V. Montanari, "On the minimization of readonly memories in microprogrammed digital computers,"IEEE Trans. Comput., vol. C19, pp. 11111114, Nov. 1970.
[10] T. Jayasri and D. Basu, "An approach to organizing microinstructions which minimizes the width of control store words,"IEEE Trans. Comput., vol. C25, pp. 514521, May 1976.
[11] J. L. Baer and B. Koyama, "On the minimization of the width of the control memory of microprogrammed processor,"IEEE Trans. Comput., vol. C28, pp. 310316, Apr. 1979.
[12] C. D. V. P. Rao and N. N. Biswas, "On the minimization of word width in the control memory of microprogrammed digital computers,"IEEE Trans. Comput., vol. C32, pp. 863868, Sept. 1983.
[13] S. R. Das, D. K. Banerji, and A. Chattopadhyay, "On control memory minimization in microprogrammed digital computers,"IEEE Trans. Comput., vol. C22, pp. 845848, 1973.
[14] R. S. Garfinkel and G. L. Nemhauser,Integer Programming. New York: Wiley Interscience, 1972.
[15] B. W. Kernighan and S. Lin, "An efficient heuristic procedure for partitioning graphs,"Bell Syst. Tech. J., pp. 291307, Feb. 1970.
[16] "LINDO: Linear interactive and discrete optimizer for linear, integer, and quadratic programming problems," LINDO Systems Inc.
[17] A. W. Nagle, R. Cloutier, and A. C. Parker, "Synthesis of hardware for the control of digital systems,"IEEE Trans. Comput.Aid. Des., vol. CAD1, pp. 201212, Oct. 1982.
[18] J. P. Hayes,Computer Architecture and Organization. New York: McGrawHill, 1978.
[19] R. Puri, Calgary Univ., Canada, private communication.
[20] C. M. Fiduccia and R. M. Mattheyses, "A lineartime heuristic for improving network partitions," inProc. 19th Design Automat. Conf., 1982, pp. 175181.