This Article 
 Bibliographic References 
 Add to: 
An Optimization Technique for the Design of Multiple Valued PLA's
January 1994 (vol. 43 no. 1)
pp. 118-122

An optimization technique for the design of two types of multiple-valued PLAs is described. In a type-I PLA, the multiple-valued function is realized directly, whereas in a type-II PLA, output encoding is used to encode the binary output of the PLA. In both types, multiple function literal circuits are used for the purpose of minimization. It is shown that the proposed technique leads to a considerably reduced size of PLA when compared to the earlier techniques.

[1] E. A. Bender and J. T. Butler, "On the size of PLA's required to realize binary and multiple-valued functions,"IEEE Trans. Comput., vol. C-38, pp. 82-98, Jan. 1989.
[2] T. Hanyu and T. Higuchi, "High density quaternary logic array chip for Knowledge Information Processing Systems,"IEEE J. Solid State Circuits, vol. 24, pp. 916-921, Aug. 1989.
[3] S. L. Hurst, "Multiple-valued logic--Its status and its future,"IEEE Trans. Comput., vol. C-33, pp. 1160-1179, Dec. 1984.
[4] M. Kameyama, S. Kawahito, and T. Higuchi, "A multiplier chip with multiple-valued bidirectional current-mode logic circuits,"Comput., vol. 21, pp. 43-56, Apr. 1988.
[5] L. Lavagno, S. Malik, R. K. Brayton, and A. Sangiovanni-Vincentelli, "MIS-MV: Optimization of multi-level logic with multiple-valued inputs," inProc. Int. Conf. Comput.-Aid. Des., Nov. 1990, pp. 560-563.
[6] S. Malik, R. K. Brayton, and A. Sangiovanni-Vincentelli, "Symbolic minimization of multilevel logic and the input encoding problem,"IEEE Trans. Comput.-Aid. Des., vol. 11, pp. 825-843, July 1992.
[7] F. J. Pelayo, A. Prieto, A. Lloris, and J. Ortega, "CMOS current-mode multivalued PLA's,"IEEE Trans. Circuits Syst., vol. 38, pp. 434-441, Apr. 1991.
[8] A. Prieto, P. Martin-Smith, F. Pelayo, and A. Lloris, "The design of decoders for q-valued circuits," inProc. IEEE 18th Int. Symp. Multi-Valued Logic, 1988, pp. 32-39.
[9] R.L. Rudell and A. Sangiovanni-Vincentelli, "Multivalued Minimization for PLA Optimization,"IEEE Trans. CAD, Sept. 1987, pp. 727-750, and also inProc. ISMVL-87, May 1987, pp. 198-208.
[10] T. Sasao, "Input variable assignment and output phase optimization of PLA's,"IEEE Trans. Comput., vol. C-33, pp. 879-894, Oct. 1984.
[11] T. Sasao, "Multiple-valued logic and optimization of programmable logic arrays,"Comput., vol. 21, pp. 71-80, Apr. 1988.
[12] T. Sasao, "On the optimal design of multiple-valued PLA's,"IEEE Trans. Comput., vol. C-38, pp. 582-592, Apr. 1989.
[13] N. R. Shanbag, D. Nagchoudhuri, R. E. Siferd, and G. S. Visweswaran, "Quaternary logic circuits in 2µm CMOS Technology,"IEEE J. Solid-State Circuits, vol. 25, pp. 790-799, June 1990.
[14] P. P. Thirumalai and J. T. Butler, "Minimization algorithms for multiple-valued programmable logic arrays,"IEEE Trans. Comput., vol. C-40, pp. 167-177, Feb. 1991.

Index Terms:
logic arrays; minimisation; encoding; adders; many-valued logics; network synthesis; optimization technique; multiple valued PLA design; output encoding; binary output; multiple function literal circuits; minimization; PLA size; programmable logic arrays; adder; multiple valued logic.
K.V. Asari, C. Eswaran, "An Optimization Technique for the Design of Multiple Valued PLA's," IEEE Transactions on Computers, vol. 43, no. 1, pp. 118-122, Jan. 1994, doi:10.1109/12.250617
Usage of this product signifies your acceptance of the Terms of Use.