This Article 
 Bibliographic References 
 Add to: 
Use of Fault Dropping for Multiple Fault Analysis
January 1994 (vol. 43 no. 1)
pp. 98-103

A new approach to fault analysis is presented. The authors consider multiple stuck-at-0/1 faults at the gate level. First, a fault collapsing phase is applied to the network, so that equivalent faults are eliminated. During the analysis the authors consider frontier faults where there is at least a normal path from each faulty line to a primary output. It is shown that the set of frontier faults is equivalent to the set of multiple faults. Given an input vector, the authors evaluate the fault-free circuit and then propagate fault effects. Assuming that fault-free response is observed, a fault-dropping procedure is then applied to eliminate faulty conditions on lines, that are either absent or may be hidden by other faulty conditions. This method is applied to some benchmark circuits and achieves a high degree of efficiency.

[1] A. D. Friedman, "Fault detection in redundant circuits,"IEEE Trans. Electron. Comput., vol. EC-16, pp. 99-100, 1967.
[2] J. L. A. Hughes, "Multiple fault detection using single fault test sets,"IEEE Trans. Computer-Aided Design, vol. 7, no. 1, pp. 100-108, Jan. 1988.
[3] V. K. Agarwal and A. S. F. Fung, "Multiple fault testing of large circuits by single fault test sets,"IEEE Trans. on Comput., vol. C-30, no. 11, pp. 855-865, 1981.
[4] H. Cox, A. Ivanov, V. K. Agarwal, and J. Rajski, "On multiple fault coverage and aliasing probability measures," inProc. Intl. Test Conf., 1988, pp. 314-321.
[5] D. C. Bossen and S. J. Hong, "Cause-effect analysis for multiple fault detection in combinational networks,"IEEE Trans. Comput., vol. C-20, pp. 1252-1275, 1971.
[6] C. W. Cha, "Multiple fault diagnosis in combinational networks,"Proc. 16th Design Automation Conf., pp. 149-155, 1979.
[7] H. Cox and J. Rajski, "A Method of Fault Analysis for Test Pattern Generation and Fault Diagnosis,"IEEE Trans. CAD, Vol. 7, No. 7, July 1988, pp. 813-833.
[8] J. Rajski, "GEMINI--A logic system for fault diagnosis based on set functions," McGill University, Tech. Rep. TR-87-5R, 1987.
[9] M. Abramovici and M. A. Breuer, "Multiple fault diagnosis in combinational circuits based on an effect-cause analysis,"IEEE Trans. Comput., vol. C-29, pp. 451-460, 1980.
[10] A. Verreault, E. M. Aboulhamid, and Y. Karkouri, "Multiple fault analysis using a fault dropping technique," inProc. 21st Fault-Tolerant Computing Symp., 1991, pp. 162-169.
[11] F. Maamari and J. Rajski, "A reconvergent fanout analysis for efficient exact-fault simulation of combinational circuits," inProc. 18th Fault-Tolerant Computing Symp., 1988, pp. 122-127.
[12] F. Brglez and H. Fujiwara, "A neutral netlist of 10 combinational benchmark circuits and a target translator in Fortran," inProc. Intl. Symp. Circuits and Systems, 1985.

Index Terms:
logic circuits; logic testing; combinatorial circuits; fault dropping; multiple fault analysis; gate level; multiple stuck at faults; frontier faults; fault-free circuit; benchmark circuits; fault collapsing; logic circuits; stuck at faults.
Y. Karkouri, E.M. Aboulhamid, E. Cerny, A. Verreault, "Use of Fault Dropping for Multiple Fault Analysis," IEEE Transactions on Computers, vol. 43, no. 1, pp. 98-103, Jan. 1994, doi:10.1109/12.250613
Usage of this product signifies your acceptance of the Terms of Use.