This Article 
 Bibliographic References 
 Add to: 
Analysis of Gate Oxide Shorts in CMOS Circuits
December 1993 (vol. 42 no. 12)
pp. 1510-1516

The resistance dependence, voltage dependence, temperature dependence, and pattern dependence properties of CMOS logic gate operation in the presence of gate oxide shorts are analyzed. The analysis is based on realistic defect models that incorporate the resistive nature of gate oxide shorts and the difference between gate oxide shorts in n- and p-channel transistors.

[1] J. A. Abraham and W. K. Fuchs, "Fault and error models for VLSI,"Proc. IEEE, vol. 74, pp. 639-654, May 1986.
[2] J. M. Acken, "Deriving accurate fault models," Ph.D. dissertation, Stanford Univ. Oct. 1988.
[3] S. A. Al-Arian and D. P. Agrawal, "Physical failures and fault models of CMOS circuits,"IEEE Trans. Circuits and Syst., vol. CAS-34, pp. 269-279, Mar. 1987.
[4] P. Banerjee and J. A. Abraham, "A multivated algebra for modeling physical failures in MOS VLSI circuits,"IEEE Trans. Comput-Aid. Des., vol. CAD-4, pp. 312-321, July 1985.
[5] M. Favalli, P. Olivio, M. Damiani, and B. Ricco, "Fault simulation of unconventional faults in CMOS circuits,"IEEE Trans Comput-Aid. Des., vol. 10, pp. 677-682, May 1991.
[6] L. A. Glasser and D. W Dobberpuhl,The Design and Analysis of VLSI Circuits. Reading, MA: Addison-Wesley, 1985.
[7] E. Hamdy et al., "Dielectric Based Antifuse for Logic and Memory ICs,"Technical Digest Int'l Electron Devices Meeting, IEEE, Piscataway, N.J., 1988, pp. 786-789.
[8] H. Hao and E. J. McCluskey, "Resistive shorts within CMOS circuits," inProc. 1991 Int. Test Conf., pp. 292-301.
[9] H. Hao and E. J. McCluskey, "On the modeling and testing of gate oxide shorts in CMOS logic gates," inProc. 1991 IEEE Int. Workshop Defect Fault Tolerance in VLSI Syst., pp. 161-174.
[10] C. F. Hawkins and J. M. Soden, "Electrical characteristics and testing considerations for gate oxide shorts in CMOS ICs," inProc. 1985 Int. Test Conf., pp. 544-555.
[11] C. F. Hawkins and J. M. Soden, "Reliability and electrical properties of gate oxide shorts in CMOS ICs," inProc. Int. Test Conf., pp. 443-451.
[12] C. F. Hawkinset al., "Quiescent power supply current measurement for CMOS IC defect detection,"IEEE Trans. Ind. Electron., vol. 36, pp. 211-218, May 1989.
[13] D. A. Hodges and H. G. Jackson,Analysis and Design of Digital Integrated Circuits, New York: McGraw-Hill, 1988.
[14] E. J. McCluskey, "Why we need design-for-testability," inDig. 1991 IEEE Int. Solid-State Circuits Conf., pp. 26-27.
[15] R. Rajsuman, Y. K. Jayasumana, "On accuracy of switch-level modeling of bridging faults in complex gates," inProc. 1987 Des. Automa. Conf., pp. 244-250.
[16] J. Segura, A. Rubio, and J. Figueras, "Analysis and modeling of MOS devices with gate oxide short failures," inProc. 1991 Int. Symp. Circuits and Syst., pp. 2164-2167.
[17] H. C. Shih and J. A. Abraham, "Transistor level test generation for physical failures in CMOS circuits," inProc. 1986 Des. Automa. Conf., pp. 243-249.
[18] J. M. Soden and C. F. Hawkins, "Test considerations for gate oxide shorts in CMOS IC's,"IEEE Des. Test Comput. Mag., pp. 56-64, Aug. 1986.
[19] T. M. Storey and W. Maly, "CMOS bridging fault detection," inProc. 1990 Int. Test Conf., pp. 842-851.
[20] M. Syrzycki, "Modeling of gate oxide shorts in MOS transistors,"IEEE Trans. Comput-Aid. Des., vol. 8, pp. 193-202, Mar. 1989.
[21] S. M. Sze,Physics of Semiconductor Devices, New York: Wiley, 1981.
[22] G. S. Visweswaranet al., "The effects of transistor source-togate bridging faults in complex CMOS gates,"IEEE J. Solid-State Circuits, vol. 26, pp. 983-896, June 1991.
[23] M. H. Woods, "MOS VLSI reliability and yield trends,"Proc. IEEE, vol. 74, pp. 1715-1729, Dec. 1986.
[24] K. Yamabe and K. Taniguchi, "Time-dependent dielectric breakdown of thin thermally grown SiO2films,"IEEE Trans. Electron Devices, vol. ED-32 pp. 423-428, Feb. 1985.

Index Terms:
CMOS integrated circuits; integrated logic circuits; logic gates; semiconductor device models; gate oxide shorts; CMOS circuits; resistance dependence; voltage dependence; temperature dependence; pattern dependence; logic gate operation; defect models; p-channel transistors; n-channel transistors.
Hong Hao, E.J. McCluskey, "Analysis of Gate Oxide Shorts in CMOS Circuits," IEEE Transactions on Computers, vol. 42, no. 12, pp. 1510-1516, Dec. 1993, doi:10.1109/12.260643
Usage of this product signifies your acceptance of the Terms of Use.