This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
On Wafer-Packing Problems
November 1993 (vol. 42 no. 11)
pp. 1382-1388

Wafer packing is a process of combining multiple chip designs on the same wafer such that the fabrication cost can be shared by several designs and hence reduced. This technique is widely used for designs that require a small number of dies or chips. It is essential to have computer algorithms to decide how to allocate designs to wafers in order to reduce the total fabrication cost. Based on different wafer fabrication techniques, two versions of the wafer packing problem are formulated. The authors study different variations for each version. They present algorithms to find optimal solutions for these variations which are polynomial-time solvable. They also present heuristic algorithms for those proven to be NP-hard. The effectiveness of the proposed algorithms is demonstrated by experimental results.

[1] G. Burns, "Wafer fabrication equipment five-year forecast,"Solid State Technol., pp. 35-38, Jan. 1989.
[2] C. Mead and L. Conway,Introduction to VLSI Systems. Reading, MA: Addison-Wesley, 1980, pp. 150-152.
[3] S. Muroga,VLSI System Design. New York: Wiley, 1982.
[4] D.J. Elliott,Integrated Circuit Mask Technology. New York: McGraw-Hill, 1985, ch. 4.
[5] D. F. Horne,Microcircuit Production Technology. Bristol, England: Adam Hilger, 1986.
[6] N. Weste and K. Eshraghian,Principles of CMOS Design: A Systems Perspective. Reading, MA: Addison-Wesley, 1985, pp. 322-325.
[7] N. Saitou, S. Okazaki, and K. Nakamura, "Electron beam direct writing technology: System and process,"Solid State Technol., pp. 65-70, Nov. 1987.
[8] G. Lewicki, D. Cohen, P. Losleben, and D. Trotter, "MOSIS: Present and future," inProc. 1984 Conf. Advanced Research in VLSI, 1984, pp. 124-128.
[9] G. Saucier, E. Read, and J. Trilhe,Fast-Prototyping of VLSI. Amsterdam: North-Holland, 1987, pp. 273-282.
[10] J. C. Harden and N. R. Strader II, "Architectural yield optimization for WSI,"IEEE Trans. Comput., vol. 37, no. 1, pp. 88-110, Jan. 1988.
[11] R. Endre Tarjan,Data Structures and Network Algorithms, Society for Industrial and Applied Mathematics, 1983.

Index Terms:
wafer-packing problems; multiple chip designs; fabrication cost; polynomial-time solvable; heuristic algorithms; NP-hard; VLSI design; multichip modules; VLSI.
Citation:
D.H.C. Du, Ichiang Lin, K.C. Chang, "On Wafer-Packing Problems," IEEE Transactions on Computers, vol. 42, no. 11, pp. 1382-1388, Nov. 1993, doi:10.1109/12.247840
Usage of this product signifies your acceptance of the Terms of Use.