This Article 
 Bibliographic References 
 Add to: 
Borrow: A Fault-Tolerance Scheme for Wavefront Array Processors
October 1993 (vol. 42 no. 10)
pp. 1257-1261

A hardware fault-tolerance mechanism for wavefront array processors is proposed and evaluated. A faulty processing element borrows a working one to reperform the computations and achieve reliable results. The performance level is a stronger function of the fault pattern rather than the actual number of faults. The scheme adopts simple localized or step-wise localized control for its implementation.

[1] S. Kung, K. Arun, R. Gal-Ezer, and D. B. Rao, "Wavefront array processor: Language, architecture and applications,"IEEE Trans. Comput., Special Issue Parallel Distrib. Comput., vol. C-31, pp. 1054-1066, Nov. 1982.
[2] D. Anderson and G. Metze, "Design of totally self-checking check circuits form-out-of-ncodes,"IEEE Trans. Comput., vol. C-22, pp. 263-269, Mar. 1973.
[3] M. Beaudry, "Performance-related reliability measures for computing systems,"IEEE Trans. Comput., vol. C-27, pp. 540-547, June 1978.
[4] J. A. B. Fortes and C. S. Raghavendra, "Gracefully degradable processor arrays,"IEEE Trans. Comput., vol. C-34, pp. 1033-1044, Nov. 1985.
[5] K. S. Trivedi,Probability and Statistics with Reliability, Queueing and Computer Science Applications. Englewood Cliffs, NJ: Prentice-Hall, 1982.
[6] D. Siewiorek and R. Swarz,The Theory and Practice of Reliable System Design. Bedford, MA: Digital, 1974.

Index Terms:
fault-tolerance scheme; wavefront array processors; hardware fault-tolerance mechanism; faulty processing element; performance; step-wise localized control; implementation; fault tolerant computing; parallel processing; performance evaluation.
T. Stouraitis, "Borrow: A Fault-Tolerance Scheme for Wavefront Array Processors," IEEE Transactions on Computers, vol. 42, no. 10, pp. 1257-1261, Oct. 1993, doi:10.1109/12.257711
Usage of this product signifies your acceptance of the Terms of Use.