This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Optimal Configuring of Multiple Scan Chains
September 1993 (vol. 42 no. 9)
pp. 1121-1131

To reduce the high test time for serial scan designs, the use of multiple scan chains has been proposed. In this paper, the authors consider the problem of optimally constructing the multiple scan chains to minimize the overall test time. Rather than follow the traditional practice of using equal length chains, the authors allow the chains to be of different lengths and show that this cap lead to lower test times. The main idea in this approach is to place those scan elements that are more frequently accessed in shorter scan chains as this tends to reduce the overall test time. Given a design with N scan elements and given that if scan chains need to be used for applying tests, the authors present an algorithm of complexity O(kN/sup 2/) for constructing the specified number of chains such that the overall test application time is minimized. By analyzing a range of different circuit topologies, the authors demonstrate test time reductions as large as 40% over equal length chains.

[1] M. Abramovici, M. A. Breuer, and A. D. Friedman,Digital Systems Testing and Testable Design. New York: Computer Science, 1990.
[2] E. B. Eichelberger and T. W. Williams, "A logic design structure for LSI testing," inProc. 14th Design Automat. Conf., 1977, pp. 462-468.
[3] K. -T. Cheng and V.D. Agrawal, "A partial scan method for sequential circuits with feedback,"IEEE Trans. Comput., vol. 39, no. 4, pp. 544-548, Apr. 1990.
[4] R. Gupta, R. Gupta, and M. A. Breuer, "The BALLAST methodology for structured partial scan design,"IEEE Trans. Comput., vol. 39, no. 4, pp. 538-543, Apr. 1990.
[5] P. P. Fasang, J. P. Shen, M. A. Schuette, and W. A. Gwaltney, "Automated design for testability of semicustom integrated circuits," inProc. Int. Test Conf., Nov. 1985, pp. 558-564.
[6] S. Bhawmik and P. Palchaudhuri, "DFT expert: Designing testable VLSI circuits,"IEEE Des. Test, pp. 8-19, Oct. 1989.
[7] S. P. Morley and R. A. Marlett, "Selectable length partial scan: A method to reduce vector length," inProc., Int. Test Conf., Nov. 1991 pp. 385-392.
[8] R. Gupta, "Advanced serial scan design for testability," Ph.D. thesis, Univ. of Southern Calif., Dept. of Elect. Eng.-Syst., 1991.
[9] R. Gupta, R. Srinivasan, and M. A. Breuer, "CRETE: Hierarchical reorganization of circuits for DFI and BIST,"IEEE Des. Test, Sept. 1991, pp. 49-57.
[10] T.H. Cormen, C.E. Leiserson, and R.L. Rivest,Introduction to Algorithms, McGraw-Hill, Cambridge, Mass., 1990.
[11] S. Narayanan, C. A. Njinda, and M. A. Breuer, "Optimal sequencing of scan registers," inProc. Int. Test Conf., Sept. 1992, pp. 293-302.

Index Terms:
multiple scan chains; test time; serial scan designs; complexity; test time reductions; dynamic programming; equal length chains; full scan; optimal chain configurations; partial scan; polynomial time complexity; computational complexity; design for testability; logic testing.
Citation:
S. Narayanan, R. Gupta, M.A. Breuer, "Optimal Configuring of Multiple Scan Chains," IEEE Transactions on Computers, vol. 42, no. 9, pp. 1121-1131, Sept. 1993, doi:10.1109/12.241600
Usage of this product signifies your acceptance of the Terms of Use.