This Article 
 Bibliographic References 
 Add to: 
Design of Self-Diagnostic Boards by Multiple Signature Analysis
September 1993 (vol. 42 no. 9)
pp. 1035-1044

A new design approach, based on multiple signature analysis, for self-diagnostic boards is presented. For this approach, test responses from all chips on the board are compressed into space-time signatures using nonbinary multiple error-correcting codes, and faulty chips are identified by analyzing relations between distortions in these signatures. This approach results in a considerable reduction of a hardware overhead, required for diagnostics, as compared with the straightforward approach where separate signatures are computed for each chip on the board. The diagnostic approach presented can also be used for identification of faulty boards in a system or for faulty processors in a multiprocessor environment.

[1] H. T. Nagle, S. C. Roy, C. F. Hawkins, M. G. Macnamer, and R. R. Fritzemeier, "Design for testability and built-in self test: A review,"IEEE Trans. Indust. Electron., vol. IE-36, pp. 129-140, May 1989.
[2] P. H. Bardell, W. H. McAnney, and J. Savir,Built-In Test for VLSI: Pseudorandom Techniques. New York: Wiley, 1987.
[3] IEEE Standard 1149.1-1990,IEEE Standard Test Access Port and Boundary Sacn Architecture. New York: IEEE Standards Board, 1990.
[4] J. Savir, G. S. Ditlow, and P. H. Bardell, "Random patterns testability,"IEEE Trans. Comput., vol. C-33, pp. 79-90, Jan. 1984.
[5] P. H. Bardell and W. H. McAnney, "Self testing of multichip logic modules," inProc. Int. Test Conf., 1982, pp. 200-204.
[6] T. W. Williams, "Test-length in a self-testing environment,"IEEE Design and Test of Computers, pp. 58-63, Apr. 1985.
[7] S. W. Golomb,Shift Register Sequences, rev. ed. Laguna Hills, CA: Aegean Park Press, 1982.
[8] J.A. Waicukauski and E. Lindbloom, "Fault Detection Effectiveness of Weighted Random Patterns,"Proc. Int'l Test Conf., 1988, pp. 245-255.
[9] K. K. Saluja and M. G. Karpovsky, "Testing computer hardware through data compression in space and time," inProc. Int. Test Conf., 1983, pp. 83-88.
[10] S. R. Reddy, K. K. Saluja, and M. G. Karpovsky, "A data compression technique for built-in self test," inProc. Fault-Tolerant Computing Symp., 1985, pp. 294-299.
[11] S. R. Reddy, K. K. Saluja, and M. G. Karpovsky, "A data compression technique for test responses,"IEEE Trans. Comput., vol. C-38, pp. 1151-1156, Sept. 1988.
[12] W. W. Peterson and E. J. Weldon, Jr.,Error-Correcting Codes, 2nd ed. Cambridge, MA: MIT Press, 1972.
[13] F. J. MacWilliams and N. J. A. Sloane,The Theory of Error-Correcting Codes. New York: North-Holland, 1977.
[14] R. Lidl and H. Niederreiter,Finite Fields, Encyclopedia of Mathematics, vol. 20. Reading, MA: Addison-Wesley, 1983.
[15] M. G. Karpovsky, "An approach for error detection and error correction in distributed systems computing numerical functions,"IEEE Trans. Comput., vol. C-30, pp. 947-953, Dec. 1981.
[16] M. Karpovsky and P. Nagvajara, "Design of Built-In Self-Diagnostic Boards,"IEEE Trans. Industrial Electronics, Vol. 36, No. 2, May 1989, pp. 241-245.
[17] P. Nagvajara and M. G. Karpovsky, "Built-in self-diagnostic read-only memories" inProc. Int. Test Conf., Nashville, TN, Oct. 1991, pp. 695-703.
[18] K. Iwasaki, T. Fujiwara, and T. Kasami, "A defect-tolerant design for mask roms," to appear inProc. IEEE VLSI Test Symp., 1992.
[19] D. K. Pradhan, S. K. Gupta, and M. G. Karpovsky, "Aliasing probability for multiple input signature analyzer,"IEEE Trans. Comput., vol. C-39, pp. 586-591, Apr. 1990.
[20] M. G. Karpovsky, S. K. Gupta, and D. K. Pradhan, "Aliasing and diagnosis probability in MISR and STUMPS using a general error model," inProc. Int. Test Conf., pp. 828-839, Oct. 1991.
[21] M. G. Karpovsky and S. M. Chaudhry, "Multiple signature analysis: A framework for built-in self-diagnostic," inProc. Fault-Tolerant Computing Symp., 1992, pp. 112-119.
[22] R. J. McEliece,The Theory of Information and Coding, Encyclopedia of Mathematics and Its Applications, vol. 3. Reading, MA: Addison-Wesley, 1977.
[23] H. M. Shao, T. K. Truong, L. J. Deutsch, J. H. Yuen, and I. S. Reed, "A VLSI design of a pipeline Reed-Solomon decoder,"IEEE Trans. Comput., vol. C-34, pp. 393-403, May 1985.
[24] R. T. Chien, "Cyclic decoding procedures for Bose-Chaudhri-Hocquenghem codes,"IEEE Trans. Infor. Theory, vol. IT-10, pp. 334-357, Oct. 1964.
[25] R. L. Miller, T. K. Truong, and I. S. Reed, "Efficient program for decoding the (255, 223) Reed-Solomon code over GF(28) with both errors and erasures, using transform decoding,"IEEE Proc., vol. 127, July 1980.
[26] F. J. Garcia-Ugalde, "Coding and decoding algorithms of Reed-Solomon codes executed on a M68000 microprocessor," inProc. 2nd Int. Colloquium, Cachan-Paris, France, Nov. 1986.

Index Terms:
self-diagnostic boards; multiple signature analysis; test responses; multiple error-correcting codes; faulty chips; faulty boards; multiprocessor environment; diagnostics; error correction codes; logic testing; Reed-Solomon codes.
M.G. Karpovsky, S.M. Chaudhry, "Design of Self-Diagnostic Boards by Multiple Signature Analysis," IEEE Transactions on Computers, vol. 42, no. 9, pp. 1035-1044, Sept. 1993, doi:10.1109/12.241593
Usage of this product signifies your acceptance of the Terms of Use.