|
| This Article | ||
| ||
| Share | ||
| Bibliographic References | ||
| Add to: | ||
 Digg  Furl  Spurl  Blink  Simpy  Google  Del.icio.us  Y!MyWeb | ||
| Search | ||
| ||
| ASCII Text | x | ||
| J.-C. Lo, S. Thanawastien, T.R.N. Rao, "Berger Check Prediction for Array Multipliers and Array Dividers," IEEE Transactions on Computers, vol. 42, no. 7, pp. 892-896, July, 1993. | |||
| BibTex | x | ||
| @article{ 10.1109/12.237731, author = {J.-C. Lo and S. Thanawastien and T.R.N. Rao}, title = {Berger Check Prediction for Array Multipliers and Array Dividers}, journal ={IEEE Transactions on Computers}, volume = {42}, number = {7}, issn = {0018-9340}, year = {1993}, pages = {892-896}, doi = {http://doi.ieeecomputersociety.org/10.1109/12.237731}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, } | |||
| RefWorks Procite/RefMan/Endnote | x | ||
| TY - JOUR JO - IEEE Transactions on Computers TI - Berger Check Prediction for Array Multipliers and Array Dividers IS - 7 SN - 0018-9340 SP892 EP896 EPD - 892-896 A1 - J.-C. Lo, A1 - S. Thanawastien, A1 - T.R.N. Rao, PY - 1993 KW - Berger check prediction; array multipliers; array dividers; closed-form check-predicting equations; digital arithmetic; dividing circuits; multiplying circuits. VL - 42 JA - IEEE Transactions on Computers ER - | |||
The authors present closed-form check-predicting equations for deriving Berger checks (J.M. Berger, 1961) for array multipliers and array dividers, respectively. Braun's array multipliers and Guild's array dividers are examined. Example check circuits are also presented.
[1] T.R.N. Rao and F. Fujawara,Error Control Codes for Computer Systems, Prentice Hall, 1989.
[2] F. F. Sellers, M. Y. Hsiao, and L. W. Bearnson,Error Detecting Logic for Digital Computers. New York: McGraw-Hill, 1968.
[3] K. Furuya, Y. Akita, and Y. Tohma, "Logic design of fault-tolerant dividers based on data complementation strategy," inProc. 13th Symp. Fault-Tolerant Comput., June 1983, pp. 306-313.
[4] J. M. Berger, "A note on an error detection code for asymmetric channels,"Inform. Contr., pp. 68-73, Mar. 1961.
[5] J. C. Lo, S. Thanawastien, and T. R. N. Rao, "Concurrent error detection in arithmetic and logical operations using Berger codes," inProc. 9th Symp. Computer Arithmetic, Sept. 1989, pp. 233-240.
[6] J. C. Lo, S. Thanawastien, T. R. N. Rao, and M. Nicolaidis, "An SFS Berger check prediction ALU and its applications to self-checking processor designs,"IEEE Trans. Comput.-Aided Design, vol. 11, no. 4, pp. 525-540, Apr. 1992.
[7] K. Hwang,Computer Arithmetic: Principles, Architecture, and Design. New York: Wiley, 1979.
[8] M. A. Marouf and D. A. Friedman, "Design of self-checking checkers for Berger codes," inProc. 8th Symp. Fault-Tolerant Comput., June 1978, pp. 179-184.