This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Design of Pseudoexhaustive Testable PLA with Low Overhead
July 1993 (vol. 42 no. 7)
pp. 887-891

The pseudoexhaustive testing (PET) scheme is an economical approach to testing a large embedded programmable logic array (PLA). The authors propose an efficient algorithm named low overhead PET (LOPET) to partition the product lines. By applying this algorithm, both the area overhead and test length are reduced significantly.

[1] J. E. Smith, "Detection of faults in programmable logic arrays,"IEEE Trans. Comput., vol. C-28, pp. 845-853, Nov. 1979.
[2] D. L. Ostapko and S. J. Hong, "Fault analysis and test generation for programmable logic arrays (PLA's),"IEEE Trans. Comput., vol. C-28, pp. 617-626, Sept. 1979.
[3] E. B. Eichelberger and E. Lindbloom, "A heuristic test pattern generation for programmable logic arrays,"IBM J. Res. Develop., vol. 24, pp. 15-22, Jan. 1980.
[4] R. S. Wei and A. Sangiovanni-Vincentelli, "PLATYPUS: A PLA test pattern generation tool,"IEEE Trans. Comput.-Aided Design, vol. CAD-5, pp. 633-644, Oct. 1986.
[5] H. Fujiwara, "A new PLA design for universal testability,"IEEE Trans. Comput., vol. C-33, pp. 745-750, Aug. 1984.
[6] J. Khakbaz, "A testable PLA design with low overhead and high fault coverage,"IEEE Trans. Comput., vol. C-33, pp. 743-745, Aug. 1984.
[7] D. S. Ha and S. M. Reddy, "On the design of testable domino PLA's," inProc. Int. Test Conf., Nov. 1985, pp. 567-572.
[8] S. Bozorgui-Nesbat and E. J. McCluskey, "Lower overhead design for testability of programmable logic arrays,"IEEE Trans. Comput., vol. C-35, pp. 379-383, Apr. 1986.
[9] S. M. Reddy and D. S. Ha, "A new approach to the design of testable PLA's,"IEEE Trans. Comput., vol. C-36, pp. 201-211, Feb. 1987.
[10] S. M. Reddy and D. S. Ha, "On the design of pseudoexhaustive testable PLA's,"IEEE Trans. Comput., vol. 37, pp. 468-472, Apr. 1988.
[11] D. S. Ha and S. M. Reddy, "On BIST PLA's," inProc. Int. Test Conf., Sept. 1987, pp. 342-351.
[12] K. A. Hua, J. Y. Jou, and J. A. Abraham, "Built-in test for VLSI finite-state machine," inProc. 14th Int. Symp. Fault-Tolerant Comput., June 1984, pp. 302-307.
[13] D. Liu and E. J. McCluskey, "Design of large embedded CMOS PLAs for BIST,"IEEE Trans. Comput.-Aided Design, vol. CAD-7, Jan. 1988.
[14] J. Salick, M. R. Mercer, and B. Underwood, "Built-in self-test input generator for programmable logic arrays," inProc. Int. Test Conf., Nov. 1985, pp. 115-125.
[15] S. J. Upadhyaya and K. K. Saluja, "A new approach to design for BIST PLAs for high fault coverage,"IEEE Trans. Comput.-Aided Design, vol. CAD-7, Jan. 1988.
[16] R. Treuer, H. Fujiwara, and V. K. Argawal, "Implementing a built-in self-test PLA design,"IEEE Design Test Comput., pp. 37-48, Apr. 1985.
[17] D. S. Ha, "On the design and built-in self-test of PLAs," Ph.D. dissertation, Dep. Elect. Comput. Eng., Univ. Iowa, Iowa, May 1987.
[18] R. Brayton, G. Hachtel, C. McMullen, and A. Sangio-Vincentelli,Logic Minimization Algorithms for VLSI Synthesis. Boston, MA: Kluwer Academic, 1984.
[19] R.L. Rudell and A. Sangiovanni-Vincentelli, "Multivalued Minimization for PLA Optimization,"IEEE Trans. CAD, Sept. 1987, pp. 727-750, and also inProc. ISMVL-87, May 1987, pp. 198-208.
[20] G. H. Hwang and W. Z. Shen, "Restructure algorithm for testable PLA," inProc. 1990 IEEE Int. Symp. Circuits Syst.(New Orleans, LA), May 1-3, 1990, pp. 2740-2743.
[21] W. Z. Shen, G. H. Hwang, W. J. Hsu, and Y. J. Jan, "Design of pseudoexhaustive testable PLA with low overhead," inProc. 1991 Int. Symp. VLSI Technol., Syst., Applicat.(Taipei, Taiwan, R.O.C.), May 22-24, 1991, pp. 409-413.

Index Terms:
pseudoexhaustive testable PLA; large embedded programmable logic array; low overhead PET; product lines; area overhead; test length; built-in self test; design for testability; logic arrays; logic testing.
Citation:
W.-Z. Shen, G.-H. Hwang, W.-J. Hsu, Y.-J. Jan, "Design of Pseudoexhaustive Testable PLA with Low Overhead," IEEE Transactions on Computers, vol. 42, no. 7, pp. 887-891, July 1993, doi:10.1109/12.237730
Usage of this product signifies your acceptance of the Terms of Use.