This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Improved Yield Models for Fault-Tolerant Memory Chips
July 1993 (vol. 42 no. 7)
pp. 872-881

Several improvements in the method of yield modeling for memory chips with redundancy are described. First, a direct method of translating defect-monitor data to memory-chip fault eliminates the need for yield-model formulas. This makes possible the accurate modeling of the faults that can be fixed with redundant circuits or other fault-tolerance techniques. A second improvement results from the use of separate frequency distributions for different failure mechanisms instead of the multivariate distributions used until now. The yields of array islands with their own redundant word and bit lines are combined using a new yield formula. Examples of the use of this technique for dynamic-random-access-memory (DRAM) chips are given. A simplified pragmatic approximation technique that appears to be in good agreement with experimental data is also discussed.

[1] C. H. Stapper, "LSI yield modeling and process monitoring,"IBM J. Res. Develop., vol. 20, pp. 228-234, May 1976.
[2] R. Glang, "Measurement and distribution of faults and defects on test site chips," inDefect and Fault Tolerance in VLSI Systems, vol. 1, I. Koren, Ed. New York: Plenum, 1989, pp. 93-104.
[3] S. Magdo, "Yield model for yield projection from test site," inDefect and Fault Tolerance in VLSI Systems, vol. 1, I. Koren, Ed. New York: Plenum, 1989, pp. 129-137.
[4] P. Schvan, D. Y. Montuno, and R. Hadaway, "Yield projection based on electrical fault distribution and critical structure analysis," inDefect and Fault Tolerance in VLSI Systems, vol. 1, I. Koren, Ed. New York: Plenum, 1989, pp. 117-127.
[5] R. E. Newhart and E. J. Sprogis, "Defect diagnostic matrix: A defect learning vehicle for submicron technologies,"1988 IEEE Proc. Microelectron. Test Struct., vol. 1, Feb. 1988, pp. 103-106.
[6] M. Paggi, E. J. Sprogis, G. Richard, and R. E. Newhart, "Array diagnostic monitor: DRAM technology development vehicle,"1990 IEEE Int. Conf. Microelectron. Test Struct., vol. 3, Mar. 1990, pp. 163-167.
[7] C. H. Stapper, A. N. McLaren, and M. Dreckmann, "Yield model for productivity optimization of VLSI memory chips with redundancy and partially good product,"IBM J. Res Develop., vol. 24, pp. 398-409, May 1980.
[8] J. C. Harden and N. R. Strader II, "Architectural yield optimization for WSI,"IEEE Trans. Comput., vol. 37, no. 1, pp. 88-110, Jan. 1988.
[9] I. Koren and C. H. Stapper, "Yield models for defect and fault tolerance in VLSI circuits: A review," inDefect and Fault Tolerance in VLSI Systems, vol. 1, I. Koren, Ed. New York: Plenum, 1989, pp. 1-22.
[10] S. Kikuda, H. Miyamoto, S. Mori, M. Niiro, and M. Yamada, "Optimized redundancy selection based on failure-related yield model for 64 Mb DRAM and beyond,"IEEE J. Solid-State Circuits, vol. 26, pp. 1550-1555, Nov. 1991.
[11] B. B. Sindahl, "Interactive graphical analysis of bit-fail map data using interactive pattern recognition,"Proc. Int. Test Conf., 1987, pp. 687-692.
[12] C. H. Stapper, "Block alignment: A method for increasing the yield of memory chips that are partially good," inDefect and Fault Tolerance in VLSI Systems, vol. 1, I. Koren, Ed. New York: Plenum, 1989, pp. 243-255.
[13] D. M. H. Walker,Yield Simulation for Integrated Circuits. Boston: Kluwer, 1987.
[14] C. H. Stapper, "Fact and fiction in yield modeling,"Microelectron. J., vol. 20, no. 1-2, pp. 129-151, May 1989.
[15] W. Maly, "Computer-Aided Design for VLSI Circuit Manufacturability,"Proc. IEEE, Vol. 78, No. 2, Feb. 1990, pp. 356- 392.
[16] W. Maly, "Yield models--Comparative study," inDefect and Fault Tolerance in VLSI Systems, vol. 2, C. H. Stapper, V. K. Jain, and G. Saucier, Eds. New York: Plenum, 1990, pp. 15-31.
[17] S. Kikuda (private communications), Mar. 1991.
[18] C. H. Stapper, "On yield, fault distributions and clustering of particles,"IBM J. Res. Develop., vol. 30, no. 3, pp. 326-338, May 1986.
[19] W. G. Ansley, "Computation of integrated-circuit yield from the distribution of slice yields for the individual devices,"IEEE Trans. Electron Devices, vol. ED-15, pp. 405-406, 1968.
[20] H. Kalter et al., "An Experimental 80-ns 1-Mbit DRAM with Fast Page Operation,"IEEE J. Solid-State Circuits, Vol. SC-20, No. 5, Oct. 1985, pp. 914-923.

Index Terms:
fault-tolerant memory chips; yield modeling; redundancy; defect-monitor data; redundant circuits; frequency distributions; failure mechanisms; multivariate distributions; dynamic-random-access-memory; pragmatic approximation; DRAM chips; fault tolerant computing.
Citation:
C.H. Stapper, "Improved Yield Models for Fault-Tolerant Memory Chips," IEEE Transactions on Computers, vol. 42, no. 7, pp. 872-881, July 1993, doi:10.1109/12.237727
Usage of this product signifies your acceptance of the Terms of Use.