This Article 
 Bibliographic References 
 Add to: 
Concurrent Error Detection on Programmable Systolic Arrays
June 1993 (vol. 42 no. 6)
pp. 752-756

Two concurrent error detection (CED) methods are presented. The methods, skewed replicated computation streams and interleaved replicated computation streams, are both well-suited for shared register and other systolic arrays. They allow software tradeoffs between time- and space-multiplexing with no special hardware. The methods can be automatically applied to any systolic program.

[1] M. J. Foster and H. T. Kung, "The design of special-purpose VLSI chips,"Computer, pp. 26-40, Jan. 1980.
[2] R. Hughey, "Programmable systolic arrays," Ph.D. dissertation, Dept. Comput. Sci., Brown Univ., Providence, RI, Tech. Rep. CS-91-34, 1991.
[3] R. Hughey and D. P. Lopresti, "B-SYS: A 470-processor programmable systolic array," inProc. Int. Conf. Parallel Processing, vol. 1, Aug. 1991, pp. 580-583.
[4] R. Hughey, "Programming systolic arrays," inProc. Int. Conf. Applicat. Specific Array Processors, pp. 604-618, Aug. 1992.
[5] J. H. Kim, "A fault-tolerant systolic array design using TMR method," inProc. Int. Conf. Comput. Design, 1985, pp. 769-773.
[6] A. Majumdar, C. S. Raghavendra, and M. A. Breuer, "Fault tolerance in linear systolic arrays using time redundancy,"IEEE Trans. Comput., vol. 39, pp. 269-276, Feb. 1990.
[7] L. A. Shombert and D. P. Siewiorek, "Using redundancy for concurrent testing and repairing of systolic arrays," inInt. Symp. Fault-Tolerant Computing, Dig. Papers, July 1987, pp. 244-249.
[8] Y.-H. Choi, S. H. Han, and M. Malek, "Fault diognosis of reconfigurable arrays," inProc. Int. Conf. Comput. Design, 1984, pp. 451-455.
[9] P. P. Chen, A. N. Mourad, and W. K. Fuchs, "Confidence in processor array outputs under periodic application of concurrent error detection," inProc. IEEE Int. Workshop Defect Fault Tolerance VLSI Syst., Nov. 1990, pp. 299-305.
[10] J. H. Patel and L. Y. Fung, "Concurrent error detection in ALU's by recomputing with shifted operands,"IEEE Trans. Comput., vol. 31, pp. 589-595, July 1982.
[11] V. Balasubramanian and P. Banerjee, "Compiler-assisted synthesis of algorithm-based checking in multiprocessors,"IEEE Trans. Comput., vol. 39, pp. 436-446, Apr. 1990.
[12] E. S. Manolakos and S. Y. Kung, "Neighbor assisted recovery in VLSI processor arrays," inProc. European Signal Processing Conf., Signal Processing IV: Theory and Applications, 1988, pp. 1245-1249.
[13] E. S. Manolakos, D. Dakhil, and M. Vai, "Concurrent error diagnosis in mesh array architectures based on overlapping H-processes," inProc. IEEE Int. Wkshp. Defect Fault Tolerance VLSI Syst., Nov. 1991, pp. 139-152.
[14] R. Hughey and D. P. Lopresti, "A software approach to fault detection on programmable systolic arrays," inProc. Symp. Parallel Distributed Processing, Dec. 1990, pp. 523-526.

Index Terms:
programmable systolic arrays; concurrent error detection; skewed replicated computation streams; interleaved replicated computation streams; shared register; software tradeoffs; parallel programming; program diagnostics; systolic arrays.
R. Hughey, "Concurrent Error Detection on Programmable Systolic Arrays," IEEE Transactions on Computers, vol. 42, no. 6, pp. 752-756, June 1993, doi:10.1109/12.277295
Usage of this product signifies your acceptance of the Terms of Use.