This Article 
 Bibliographic References 
 Add to: 
Accumulator-Based Compaction of Test Responses
June 1993 (vol. 42 no. 6)
pp. 643-650

An accumulator-based compaction (ABC) scheme for parallel compaction of test responses is introduced. The asymptotic and transient coverage drop introduced by accumulators with binary and 1's complement adders is studied using Markov chain models. It is proven that the asymptotic coverage drop in ABC with binary adders is 2/sup -k/, where k is the number of bits in the adder that the fault can reach. In ABC with 1's complement adders, the asymptotic coverage drop for a fairly general class of faults is (2n-1)/sup -1/, where n is the total number of bits. The analysis of transient behavior relates the coverage drop with the probability of fault injection, the size of the accumulator, and the length of the test experiment. The process is characterized by damping factors derived for various values of these parameters.

[1] P. H. Bardell, W. H. McAnney, and J. Savir,Built-In Test for VLSI: Pseudorandom Techniques. New York: Wiley, 1987.
[2] R. A. Frohwerk, "Signature analysis: a new digital field services method,"Hewlett-Packard J., pp. 2-8, May 1977.
[3] M. Serraet al., "The analysis of one-dimensional linear cellular automata and their aliasing properties,"IEEE Trans. Comput.-Aided Design, vol. 9, pp. 767-778, July 1990.
[4] J. Savir, "Syndrome-testable design of combinational circuits,"IEEE Trans. Comput., vol. C-29, no. 6, pp. 442-451, June 1980.
[5] N. R. Saxena and J. P. Robinson, "Accumulator compression testing,"IEEE Trans. Comput., vol. C-35, no. 4, pp. 317-321, Apr. 1986.
[6] J. P. Hayes, "Check sum test methods,"Proc. FTCS-6, pp. 114-120, 1976.
[7] N. R. Saxena and E. J. McCluskey, "Extended precision checksums," inProc. FTCS-17, pp. 142-147, 1987.
[8] M. Damiani, P. Olivo, M. Favalli, and B. Riccò, "An analytical model for aliasing probability in signature analysis testing,"IEEE Trans. Comput.-Aided Design, vol. CAD-8, pp. 1133-1144, Nov. 1989.
[9] M. Damianiet al., "Aliasing in signature analysis testing with multiple input shift registers,"IEEE Trans. Comput.-Aided Design, vol. CAD-9, no. 12, pp. 1344-1353, Dec. 1990.
[10] R. David, "Testing by feedback shift register,"IEEE Trans. Comput., vol. C-29, no. 7, pp. 668-673, July 1980.
[11] M. G. Karpovsky, S. K. Gupta, and D. K. Pradhan, "Aliasing and diagnosis probability in MISR and STUMPS using a general error model," inProc. Int. Test Conf., pp. 828-839, Oct. 1991.
[12] J. E. Smith, "Measures of the effectiveness of fault signature analysis,"IEEE Trans. Comput., vol. C-29, no. 6, pp. 510-514, June 1980.
[13] T. W. Williams, W. Daehn, M. Gruetzner, and C. W. Starke, "Bounds and analysis of aliasing errors in linear-feedback shift-registers,"IEEE Trans. Comput-Aided Design, vol. CAD-7, pp. 75-83, Jan. 1988.
[14] J. Rajski and J. Tyszer, "Experimental analysis of fault coverage in systems with signature registers," inProc. 2nd European Test Conf.(Munich, Germany), pp. 45-51, Apr. 1991.
[15] B. Koenemann, J. Mucha, and G. Zwiehoff, "Built-in logic block observation techniques," inProc. Int. Test Conf. 1979(Cherry Hill, NJ), pp. 37-41, Oct. 1979.
[16] E. Blokken, H. de Keulener, F. Catthoor, and H. J. de Man, "A flexible module library for custom DSP applications in a multiprocessor environment,"IEEE J. Solid-State Circuits, vol. 25, no. 3, pp. 720-729, June 1990.
[17] R. J. Higgins,Digital Signal Processing in VLSI. Englewood Cliffs, NJ: Prentice-Hall, 1990.
[18] U. Dudley,Elementary Number Theory. San Francisco: Freeman, 1969.
[19] P. Billingsley,Probability and Measure. New York: Wiley, 1986.

Index Terms:
accumulator-based compaction; ABC; parallel compaction; test responses; Markov chain models; coverage drop; transient behavior; built-in self test; logic testing; Markov processes.
J. Rajski, J. Tyszer, "Accumulator-Based Compaction of Test Responses," IEEE Transactions on Computers, vol. 42, no. 6, pp. 643-650, June 1993, doi:10.1109/12.277285
Usage of this product signifies your acceptance of the Terms of Use.