This Article 
 Bibliographic References 
 Add to: 
A Clustered Failure Model for the Memory Array Reconfiguration Problem
May 1993 (vol. 42 no. 5)
pp. 518-528

Reconfiguration of memory array using spare rows and spare columns, which has been shown to be a useful technique for yield enhancement of memories, is considered. A clustered failure model that adopts the center-satellite approach of F.J. Meyer and D.K. Pradhan (1989) is proposed and utilized to show that the total number of faulty cells that can be tolerated when clustering occurs is larger than when faults are independent. It is also shown that an optimal solution to the reconfiguration problem can be found in polynomial time for a special case of the clustering model. An efficient approximation algorithm is given for the general case of the probabilistic model assumed. It is shown, through simulation, that the computation time required by this algorithm to repair large arrays containing a significant number of clustered faults is small.

[1] D. B. Blough, On the Reconfiguartion of Memory Arrays Containing Clustered Faults, "Proc. Int'l Symp. Fault-Tolerant Computing, CS Press, 1991, pp. 444-451.
[2] H. Chernoff, "A measure of asymptotic efficiency for tests of a hypothesis based on the sum of observations,"Ann. Mathemat. Statist., vol. 23, pp. 493-507, 1952.
[3] K. Clarkson, "A modification of the greedy algorithm for vertex cover,"Inform. Processing Lett., vol. 16, pp. 23-25, Jan. 1983.
[4] L. Devroye, "A note on random fault-tolerant arrays," McGill Univ. School of Comput. Sci. Tech. Rep., Dec. 1988.
[5] P. Erdös and P. Spencer,Probabilistic Methods in Combinatorics. New York: Academic, 1974.
[6] W. Feller,An Introduction to Probability Theory and its Applications. New York: Wiley, 1966.
[7] W.K. Fuchs and M. Chang, "Diagnosis and repair of large memories: A critical review and recent results,"Proceedings of the International Workshop on Defect and Fault Tolerance in VLSI Systems. New York: Plenum, 1989, pp. 213-225.
[8] T. Fuja and C. Heegard, "Row/column replacement for the control of hard defects in semiconductor RAM's,"IEEE Trans. Comput., vol. C-35, pp. 996-1000, Nov. 1986.
[9] R.W. Haddad and A.T. Dahbura, "Increased throughput for the testing and repair of RAM's with redundancy," inProc. IEEE Int. Conf. Computer-Aided Design, 1987, pp. 230-233.
[10] T. Hagerup and C. Rüb, "A guided tour of Chernoff bounds,"Inform. Processing Lett., vol. 33, pp. 305-308, Feb. 1990.
[11] N. Hasan and C. L. Liu, "Minimum fault coverage in reconfigurable arrays," inProc. 18th Int. Conf. Fault-Tolerant Comput. Symp. (FTCS-18), July 1988, pp. 348-353.
[12] V. Hemmady and S. Reddy, "On the repair of redundant RAM's," inProc. 26th Design Automat. Conf., 1989, pp. 710-713.
[13] M. Ketchen, "Point defect yield model for wafer scale integration,"IEEE Circuits and Devices Mag., pp. 24-34, July 1987.
[14] I. Koren and D. J. Pradhan, "Modeling the effect of redundancy on yield and performance of VLSI systems,"IEEE Trans. Comput., vol. C-36, pp. 344-355, 1987.
[15] S.Y. Kuo and W.K. Fuchs, "Efficient spare allocation in reconfigurable arrays,"IEEE Design&Test, pp. 24-31, Feb. 1987.
[16] L. LaForge, "Extremally fault-tolerant arrays," inProc. Int. Conf. Wafer-Scale Integration, 1989.
[17] F. Lombardi and W. K. Huang, "Approaches for the repair of VLSI/WSI RRAMs by row/column deletion," inProc. 18th Int. Conf. Fault-Tolerant Comput. Symp. (FTCS-18), July 1988, pp. 342-347.
[18] W.S. Meisel,Computer-Oriented Approaches to Pattern Recognition. New York: Academic, 1972.
[19] F. J. Meyer and D. K. Pradhan, "Modeling defect spatial distribution,"IEEE Trans. Comput., vol. 38, pp. 538-546, Apr. 1989.
[20] D.S. Mitrinovic,Analytic Inequalities. New York: Springer-Verlag, 1970.
[21] W. Shi and W.K. Fuchs, "Probabilistic analysis and algorithms for reconfiguration of memory arrays,"IEEE Trans. Computer-Aided Design Integrated Circuits Syst., to be published.
[22] C. H. Stapper, "On yield, fault distributions and clustering of particles,"IBM J. Res. Develop., vol. 30, no. 3, pp. 326-338, May 1986.

Index Terms:
clustered failure model; memory array reconfiguration problem; spare rows; spare columns; yield enhancement; center-satellite approach; approximation algorithm; probabilistic model; configuration management; fault tolerant computing; memory architecture; probability.
D.M. Blough, A. Pelc, "A Clustered Failure Model for the Memory Array Reconfiguration Problem," IEEE Transactions on Computers, vol. 42, no. 5, pp. 518-528, May 1993, doi:10.1109/12.223671
Usage of this product signifies your acceptance of the Terms of Use.