|
| This Article | ||
| ||
| Share | ||
| Bibliographic References | ||
| Add to: | ||
 Digg  Furl  Spurl  Blink  Simpy  Google  Del.icio.us  Y!MyWeb | ||
| Search | ||
| ||
| ASCII Text | x | ||
| N. Funabiki, Y. Takefuji, K.C Lee, "Comparisons of Seven Neural Network Models on Traffic Control Problems in Multistage Interconnection Networks," IEEE Transactions on Computers, vol. 42, no. 4, pp. 497-501, April, 1993. | |||
| BibTex | x | ||
| @article{ 10.1109/12.214695, author = {N. Funabiki and Y. Takefuji and K.C Lee}, title = {Comparisons of Seven Neural Network Models on Traffic Control Problems in Multistage Interconnection Networks}, journal ={IEEE Transactions on Computers}, volume = {42}, number = {4}, issn = {0018-9340}, year = {1993}, pages = {497-501}, doi = {http://doi.ieeecomputersociety.org/10.1109/12.214695}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, } | |||
| RefWorks Procite/RefMan/Endnote | x | ||
| TY - JOUR JO - IEEE Transactions on Computers TI - Comparisons of Seven Neural Network Models on Traffic Control Problems in Multistage Interconnection Networks IS - 4 SN - 0018-9340 SP497 EP501 EPD - 497-501 A1 - N. Funabiki, A1 - Y. Takefuji, A1 - K.C Lee, PY - 1993 KW - neural network models; traffic control problems; multistage interconnection networks; decay term; neuron models; heuristics; conflict-free switching configurations; simulation results; hysteresis McCullock-Pitts neuron model; multiprocessor interconnection networks; neural nets; parallel algorithms. VL - 42 JA - IEEE Transactions on Computers ER - | |||
The performances of seven neural network models for traffic control problems in multistage interconnection networks are compared. The decay term, three neuron models, and two heuristics were evaluated. The goal of the traffic control problems is to find conflict-free switching configurations with the maximum throughput. The simulation results show that the hysteresis McCullock-Pitts neuron model without the decay term and with two heuristics has the best performance.
[1] J. J. Hopfield and D. W. Tank, "Neural computation of decisions in optimization problems,"Biol. Cybern., vol. 52, pp. 141-152, 1985.
[2] A. Marrakchi and T. Troudet, "A neural net arbitrator for large crossbar packet-switches,"IEEE Trans. Circuits Syst., vol. 36, no. 7, pp. 1039-1041, July 1989.
[3] T. X. Brown and K. H. Liu, "Neural network design of a Banyan network controller,"IEEE J. Select. Areas Commun., vol. 8, pp. 1428-1438, Oct. 1990.
[4] Y. Takefuji and K. C. Lee, "Artificial neural networks for four-coloring map problems and K-colorability problems,"IEEE Trans. Circuits Syst., vol. 38, no. 3, pp. 326-333, Mar. 1991.
[5] Y. Takefuji and K. C. Lee, "An artificial hysteresis binary neuron: A model suppressing the oscillatory behaviors of neural dynamics,"Biol. Cybern., vol. 64, pp. 353-356, 1991.
[6] Y. Takefuji and K. C. Lee, "A parallel algorithm for tiling problems,"IEEE Trans. Neural Networks, vol. 1, no. 1, pp. 143-145, Mar. 1990.
[7] N. Funabiki and Y. Takefuji, "A parallel algorithm for spare allocation problems,"IEEE Trans. Reliability, vol. 40, no. 3, pp. 338-346, Aug. 1991.
[8] N. Funabiki and Y. Takefuji, "A parallel algorithm for solving 'Hip' games,"Neurocomputing, vol. 3, pp. 97-106, 1991.
[9] K. C. Lee, N. Funabiki, and Y. Takefuji, "A parallel improvement algorithm for the bipartite subgraph problem,"IEEE Trans. Neural Networks, vol. 3, no. 1, pp. 139-145, Jan. 1992.
[10] W. S. McCulloch and W. H. Pitts, "A logical calculus of ideas immanent in nervous activity,"Bull. Math. Biophys., vol. 5, p. 115-133, 1943.
[11] L. R. Goke and G. J. Lipovski, "Banyan networks for partitioning multiprocessor systems," inProc. 1st Annu. Symp. Comput. Architecture, Dec. 1973, pp. 21-28.
[12] T. Y. Feng, "Data manipulating functions in parallel processors and their implementations,"IEEE Trans. Comput., vol. C-23, pp. 309-318, Mar. 1974.
[13] D. H. Lawrie, "Access and alignment of data in an array processor,"IEEE Trans. Comput., vol. C-24, no. 12, pp. 1145-1155, Dec. 1975.
[14] K. E. Batcher, "The flip network in STARAN," inProc. Int. Conf. Parallel Processing, 1976, pp. 65-71.
[15] M. C. Pease, "The indirect binary n-cube microprocessor array,"IEEE Trans. Comput., vol. C-26, no. 5, pp. 458-473, May 1977.
[16] H. J. Siegel and S. D. Smith, "Study of multistage SIMD interconnection networks," inProc. 5th Annu. Symp. Comput. Architecture, Apr. 1978, pp. 223-229.
[17] C. L. Wu and T. Y. Feng, "On a class of multistage interconnection networks,"IEEE Trans. Comput., vol. C-29, no. 8, pp. 694-702, Aug. 1980.
[18] D. M. Dias and M. Kumar, "Packet switching in N log N multistage networks," inProc. IEEE GLOBECOM '84, Nov. 1984, pp. 114-120.