This Article 
 Bibliographic References 
 Add to: 
Design and Analysis of Cache Coherent Multistage Interconnection Networks
April 1993 (vol. 42 no. 4)
pp. 458-470

A directory of state information is introduced into a multistage interconnection network (MIN) switch, and a multiple copy cache coherence protocol is developed. It is shown that the protocol is better than a single copy protocol on this MIN with directories (MIND) scheme. A network called the multistage bus network (MBN), which introduces a bus and multiple snoopers into the switches of a MIN, is presented. The snooping buses form multiple trees with the memories at the roots and the processors at the leaves. Each switch contains directories to hold state information on the shared blocks that is used to filter the coherence traffic from one level to another. The shared requests pass through the directories, whereas the private requests pass directly from the bus in one level to the bus in the next level. Analytical and simulation models for these multistage cache coherent architectures are developed. Both the MIND and the MBN schemes are studied with a simple multiple copy protocol. The results show that the MBN scheme performs better than the MIND or conventional scheme.

[1] A. Agarwal, R. Simoni, J. Hennessy, and M. Horowitz, "An evaluation of directory schemes for cache coherence," inProc. 15th Int. Symp. Comput. Architecture, June 1988, pp. 280-289.
[2] A. Agarwal and A. Gupta, "Memory-reference characteristics of multiprocessor applications under MACH," inProc. ACM SIGMETRICS Conf Measurement and Modeling of Computer Systems, 1988, pp. 215-226.
[3] J. Archibald and L.-L. Baer, "An Economical Solution to the Cache Coherence Problem,"Proc. 11th Ann. Symp. Computer Architecture, CS Press, Los Alamitos, Calif., Order No. 538 (microfiche only), 1984, pp. 355- 362.
[4] J. Archibald and J. L. Baer, "Cache-coherence protocols: Evaluation using a multiprocessor simulation model,"ACM Trans. Comput. Syst., vol. 4, no. 4, pp. 273-298, Nov. 1986.
[5] S. J. Baylor and B. D. Rathi, "A study of the memory reference behavior of engineering/scientific applications in parallel processors," inProc. 1989 Int. Conf. Parallel Processing, 1989.
[6] BBN Laboratories Inc., "Butterfly parallel processor overview," Dec. 19, 1985.
[7] L. N. Bhuyan, Q. Yang, and D. P. Agarwal, "Performance of multiprocessor interconnection networks,"IEEE Comput. Mag., Feb. 1989.
[8] L. N. Bhuyan and A. K. Nanda, "Multistage Bus Network (MBN): An interconnection network for cache coherent multiprocessors," inProc. 3rd IEEE Symp. Parallel Distributed Syst., Dallas, Dec. 1991.
[9] L. M. Censier and P. Feautrier, "A new solution to coherence problems in multicache systems,"IEEE Trans. Comput., pp. 1112-1118, Dec. 1978.
[10] M. Dubois and F. A. Briggs, "Effect of cache coherency in multiprocessors,"IEEE Trans. Comput., pp. 1083-1099, Nov. 1982.
[11] D. D. Gajskiet al., "Cedar--A large scale multiprocessor," inProc. 1983 Int. Conf. Parallel Processing, pp. 524-529.
[12] K. Ghose and S. Simhadri, "A cache coherency mechanism with limited combining capabilities for MIN-based multiprocessors," inProc. 1991 Int. Conf. Parallel Processing, pp. I-296-300.
[13] J.R. Goodman, "Using Cache Memory to Reduce Processor Memory Traffic,"Proc. 10th Symp. Computer Architecture, IEEE CS Press, Los Alamitos, Calif., Order No. 473 (microfiche only), 1983, pp. 124-131.
[14] A. Gotliebet al., "The NYU Ultracomputer-Designing an MIMD shared memory parallel processor,"IEEE Trans. Comput., pp. 175-189, Feb. 1983.
[15] K. Hwang and F. A. Briggs,Computer Architecture and Parallel Processing. New York: McGraw-Hill, 1984.
[16] H. Jiang and L. N. Bhuyan, "MVAMIN: Mean value analysis algorithms for Multistage Interconnection Networks,"J. Parallel Distributed Comput., vol. 12, pp. 189-201, 1991.
[17] R. Katz, S. Eggers, D. Wood, C.L. Perkins, and R. Sheldon, "Implementing a cache consistency protocol," inProc. 12th Annu. Int. Symp. Comput. Architecture, vol. 13, June 1985, pp. 276-283.
[18] L. Kleinrock,Queueing Systems Vol. 1, Theory, New York: Wiley-Interscience 1975.
[19] H. E. Mizrahi, J. Baer, E. D. Lazowska, and J. Zahorjan, "Introducing memory into the switch elements of multiprocessor interconnection networks," inProc. 16th Annu. Int. Symp. Comput. Architecture, Jerusalem, Israel, May 1989, pp. 158-166.
[20] A. K. Nanda, "Design and application of cache coherent multiprocessors," Ph.D. dissertation under preparation at Texas A&M University.
[21] A. K. Nanda and H. Jiang, "Analysis of directory based cache coherence schemes with multistage networks, " inProc. ACM Comput. Sci. Conf., Mar. 1992.
[22] M. S. Papamarcos and J. H. Patel, "A low-overhead coherence solution for multiprocessors with private cache memories," inProc. 11th Int. Symp. Comput. Architecture, June 1984, pp. 348-354.
[23] G. F. Pfisteret al., "The IBM Research Parallel Processor Prototype (RP3): Introduction and architecture," inProc. 1985 Int. Conf. Parallel Processing, pp. 764-771.
[24] C. K. Tang, "Cache system design in tightly coupled microprocessor systems," inAFPIS Proc., Nat. Comput. Conf., 1976, pp. 749-753.
[25] A.W. Wilson, Jr., "Hierarchical Cache/ Bus Architecture for Shared Memory Multiprocessors,"Proc. 14th Int'l Symp. Computer Architecture, IEEE CS Press, Los Alamitos, Calif., Order No. 776, 1987, pp. 244-252.
[26] Q. Yang, L. N. Bhuyan, and B. C. Liu "Analysis and comparison of cache coherence protocols for a packet switched multiprocessor,"IEEE Trans. Comput., pp. 1143-1153, Aug. 1989.
[27] W. C. Yenet al., "Data coherence problem in a multicache system,"IEEE Trans. Comput., pp. 56-65, Jan. 1985.

Index Terms:
cache coherent multistage interconnection networks; multiple copy cache coherence protocol; multistage bus network; coherence traffic; simulation models; multiprocessor interconnection networks; performance evaluation; protocols.
A.K. Nanda, L.N. Bhuyan, "Design and Analysis of Cache Coherent Multistage Interconnection Networks," IEEE Transactions on Computers, vol. 42, no. 4, pp. 458-470, April 1993, doi:10.1109/12.214692
Usage of this product signifies your acceptance of the Terms of Use.