Issue No.04 - April (1993 vol.42)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/12.214690
<p>A fault-detecting, bidirectional data interface between uncoded data from one component, such as a processor, and coded data in the rest of the system is described. This interface is capable of correcting a single multibit symbol error or detecting the occurrence of two such errors. The device uses a shortened Reed-Solomon code, and two practical symbol sizes are considered; nibble (4-bit) errors are protected by a (40, 32) binary equivalent shortened code, and byte errors are covered by a (80, 64) binary-sized code. The Reed-Solomon codes have maximum protection levels, even when shortened, and allow simplifying the design options. A dual orthogonal basis used for the symbols' representations provides significant hardware savings. The interface unit achieves internal fault detection by comparing regenerated parity values in a totally self-checking equality checker. A fault-tolerant ultrareliable memory module is proposed and evaluated. An illustrative design is realized using a single desktop programmable gate array.</p>
multibit correcting data interface; nibble errors; fault-tolerant systems; uncoded data; processor; shortened Reed-Solomon code; byte errors; binary-sized code; dual orthogonal basis; totally self-checking equality checker; ultrareliable memory module; single desktop programmable gate array; error correction codes; fault tolerant computing; logic arrays; Reed-Solomon codes.
G.R. Redinbo, L.M. Napolitano, Jr., D.D. Andaleon, "Multibit Correcting Data Interface for Fault-Tolerant Systems", IEEE Transactions on Computers, vol.42, no. 4, pp. 433-446, April 1993, doi:10.1109/12.214690