
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
M. Lapointe, H.T. Huynh, P. Fortier, "Systematic Design of Pipelined Recursive Filters," IEEE Transactions on Computers, vol. 42, no. 4, pp. 413426, April, 1993.  
BibTex  x  
@article{ 10.1109/12.214688, author = {M. Lapointe and H.T. Huynh and P. Fortier}, title = {Systematic Design of Pipelined Recursive Filters}, journal ={IEEE Transactions on Computers}, volume = {42}, number = {4}, issn = {00189340}, year = {1993}, pages = {413426}, doi = {http://doi.ieeecomputersociety.org/10.1109/12.214688}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Computers TI  Systematic Design of Pipelined Recursive Filters IS  4 SN  00189340 SP413 EP426 EPD  413426 A1  M. Lapointe, A1  H.T. Huynh, A1  P. Fortier, PY  1993 KW  systematic design; pipelined recursive filters; multiplication algorithm; most significant digit first; multiplier; pipelining delays; minimum hardware; minimum latency; number system radix; secondorder allpole filter; radix4 representation; delays; digital arithmetic; digital filters; pipeline processing. VL  42 JA  IEEE Transactions on Computers ER   
Systematic design of pipelined recursive filters is presented. The procedure is based on a multiplication algorithm which generates the result with most significant digit first. Since the latency of such a multiplier is low, a reduced number of pipelining delays may be introduced in the reduction loop, resulting in a high sampling rate. The implementation obtained exhibits minimum hardware and ensures minimum latency. It is shown that its flexibility allows, on one hand, the ability to choose freely the number system radix and, on the other hand, the interleaving of two multiplier arrays into one. This is illustrated by the realization of a secondorder allpole filter, operating in a radix4 representation and using only one array to perform two multiplications. In this way, long interconnections are avoided and denser and more regular layout is achieved. It turns out that the design procedure can also be applied successfully to various types of realization where multiplications are required.
[1] K. K. Parhi and D. G. Messerschmitt, "Pipelined VLSI recursive filter architectures using scattered lookahead and decomposition," inProc. IEEE Int. Conf. Acoust., Speech, Signal Processing, Apr. 1988, pp. 21202123.
[2] K. K. Parhi and M. Hatamian, "A high sample rate recursive digital filter chip," inVLSI Signal Processing III, New York, IEEE Press, 1988, ch. 1.
[3] K. K. Parhi and D. G. Messerschmitt, "Pipeline interleaving and parallelism in recursive digital filtersParts I and II,"IEEE Trans. Acoust., Speech, Signal Processing, vol. 37, no. 7, pp. 10991135, July 1989.
[4] S. C. Knowles, J. G. MacWhirter, R. F. Woods, and J. V. MacCanny, "Bitlevel systolic architectures for high performance IIR filtering,"J. VLSI Signal Processing, vol. 1, no. 1, pp. 924, Feb. 24, 1989.
[5] O. C. MacNally, J. V. MacCanny, and R. F. Woods, "Optimised bit level architectures for IIR filtering," inProc. IEEE Int. Conf. Comput. Design: VLSI Comput. Processors, ICCD90, Cambridge, MA, Sept. 1719, 1990, pp. 302306.
[6] O. C. MacNally, W. P. Marane, and J. V. MacCanny, "Design and test of a bit parallel 2nd order IIR filter structure," inProc. IEEE Int. Conf. Acoust, Speech, Signal Processing, ICASSP91, Toronto, Canada, May 1417, 1991, pp. 11891192.
[7] O. C. MacNally, J. V. MacCanny, and R. F. Woods, "A 40 megasample IIR filter chip," inProc. Int. Conf. ASAP, Costa Brava, Spain, Sept. 24, 1991.
[8] A. Avizienis, "Signeddigit number representations for fast parallel arithmetic,"IRE Trans. Electron. Comput., vol. 10, pp. 389400, Sept. 1961.
[9] M. Lapointe and H. T. Huynh, "Algorithme de l'accumulateur," inProc. Canadian Conf. Elect. Comput. Eng, Montreal, Canada, Sept. 1720, 1989, pp. 185190 (in French).
[10] M. Lapointe, P. Fortier, and H. T. Huynh, "A new faster and simpler systolic structure for IIR filters," inProc. IEEE Int. Symp. Circuits Syst., New Orleans, LA, May 13, 1990, pp 12271230.
[11] M. Lapointe, "Architecture concurrente et applicationsàdes réalisations rapides de filtres numériques invariants et adaptatifs," Ph.D. dissertation, Elect. Eng. Dept., Laval Univ., Nov. 1990 (in French).
[12] A. Vandemeulebroecke, E. Vanzieleghem, T. Denayer, and P. G. A. Jespers, "A new carryfree division algorithm and its application to a singlechip 1024b RSA processor,"IEEE J. SolidState Circuits, vol. 25, no. 3, pp. 748756, June 1990.
[13] H. R. Srinivas and K. K. Parhi, "Highspeed VLSI arithmetic processor architectures using hybrid number representation," inProc. IEEE Int. Conf. Comput. Design, Cambridge, MA, Oct. 1416, 1991.
[14] H. R. Srinivas and K. K. Parhi, "A fast VLSI adder architecture,"IEEE J. SolidState Circuits, vol. 27, May 1992.
[15] M. D. Ercegovac and T. Lang, "Onthefly conversion of redundant into conventional representations,"IEEE Trans. Comput., vol. C36, no. 7, pp. 895897, July 1987.
[16] P. M. Ebert, J. E. Mazo, and M. G. Taylor, "Overflow oscillations in digital filters,"Bell Syst. Tech. J., pp. 29993020, Nov. 1969.
[17] K. S. Trivedi and M. D. Ercegovac, "Online algorithms for division and multiplication,"IEEE Trans. Comput., vol. 26, no. 7, pp. 681687, July 1977.
[18] S. A. White, "Applications of distributed arithmetic to digital signal processing: A tutorial review,"IEEE ASSP Mag., vol. 6, no. 3, pp. 419, July 1989.
[19] M. Lapointe, P. Fortier, and H. T. Huynh, "Fast parallel realization of the LMS algorithm in O(log N) computation time," inProc. 15th Biennial Symp. Commun., Kingston, Ont., Canada, June 36, 1990, pp. 4548.
[20] M. Lapointe, P. Fortier, and H. T. Huynh, "A very fast digital realization of a timedomain block LMS filter," inProc. IEEE Int. Conf. Acoust., Speech, Signal Processing, ICASSP91, Toronto, Canada, May 1417, 1991, pp. 21012104.
[21] M. Lapointe, H. T. Huynh, and P. Fortier, "Architecture hautement concurrente de l'algorithme des moindres carrés moyens,"Canadian J. Elect. Comput. Eng., vol. 16, no. 3, pp. 93104, 1991 (in French).
[22] N. Weste and K. Eshraghian,Principles of CMOS Design: A Systems Perspective. Reading, MA: AddisonWesley, 1985, pp. 322325.