This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Fault Detection in CVS Parity Trees with Application to Strongly Self-Checking Parity and Two-Rail Checkers
February 1993 (vol. 42 no. 2)
pp. 179-189

The problem of single stuck-at, stuck-open, and stuck-on fault detection in cascode voltage switch (CVS) parity trees is considered. The results are also applied to parity and two-rail checkers. It is shown that, if the parity tree consists of only differential cascode voltage switch (DCVS) EX-OR gates, then the test set consists of at most five vectors (in some cases only four vectors are required) for detecting all detectable single stuck-at, stuck-open, and stuck-on faults, independent of the number of primary inputs and the number of inputs to any EX-OR gate in the tree. If, however, only a single-ended output is desired from the tree, then the final gate will be a single-ended cascode voltage switch (SCVS) EX-OR gate, for which the test set has only eight vectors. For a strongly self-checking (SSC) CVS parity checker, the size of a test set consisting of only codewords is nine, whereas for an SSC CVS two-rail checker the size of a test set consisting of only codewords is at most five.

[1] R. L. Wadsack, "Fault modeling and logic simulators of CMOS and MOS integrated circuit,"Bell Syst. Tech. J., vol. 57, pp. 1449-1473, May-June 1978.
[2] S. K. Jain and V. D. Agrawal, "Test generation for MOS circuits using D-algorithm," inProc. Design Automat. Conf., Miami Beach, FL, June 1983, pp. 64-70.
[3] S. M. Reddy and M. K. Reddy, "Testable realizations for FET stuck-open faults in CMOS combinational logic circuits,"IEEE Trans. Comput., vol. C-35, pp. 742-754, Aug. 1986.
[4] S. M. Reddy, M. K. Reddy, and V. D. Agrawal, "Robust tests for stuck-open faults in CMOS combinational logic circuits," inProc. Int. Symp. Fault-Tolerant Comput., FL, June 1984, pp. 44-49.
[5] S. M. Reddy, V. D. Agrawal, and S. K. Jain, "A gate-level model for CMOS combinational logic circuits with application to fault detection," inProc. Design Automat. Conf., June 1984, pp. 504-509.
[6] Y. K. Malaiya, "Testing stuck-on faults in CMOS integrated circuits," inProc. Int. Conf. Comput.-Aided Design, Santa Clara, CA, Nov. 1984, pp. 248-250.
[7] N. K. Jha and S. Kundu,Testing and Reliable Design of CMOS Circuits. Norwell, MA: KIuwer, 1990.
[8] L.G. Helleret al., "Cascode voltage switch logic: A differential CMOS logic family," inProc. IEEE Int. Solid-State Circuits Conf., 1984, pp. 16-17.
[9] R.H. Krambeck, C.M. Lee and H.F.S. Law, "High-Speed Compact Circuits with CMOS,"IEEE J. Solid-state Circuits, SC- 17, June 1982, pp. 614-619.
[10] V. G. Oklobdzija and P. G. Kovijanic, "On testability of CMOS-domino logic," inProc. Int. Symp. Fault-Tolerant Comput., Orlando, FL, June 1984, pp. 50-55.
[11] Z. Barzilai, V. S. Iyengar, B. K. Rosen, and G. M. Silberman, "Fault modeling and simulation of SCVS circuits, " inProc. Int. Conf. Comput. Design, Port Chester, NY, Oct. 1984, pp. 42-47.
[12] S. R. Manthani and S. M. Reddy, "On CMOS totally self-checking circuits," inProc. Int. Test Conf., Philadelphia, PA, Oct. 1984, pp. 866-877.
[13] N. K. Jha, "Testing for multiple faults in domino-CMOS logic circuits,"IEEE Trans. Comput.-Aided Design, vol. 7, no. 1, pp. 109-116, Jan. 1988.
[14] N.K. Jha and Q. Tong, "Testing of multiple-output domino logic (MODL) CMOS circuits,"IEEE J. Solid-State Circuits, vol. 25, no. 3, pp. 800-805, June 1990.
[15] Computers at Risk: Safe Computing in the Information Age. Washington, DC: Nat. Acad. Press, 1991.
[16] Z. Barzilai, V. S. Iyengar, B. K. Rosen, and G. M. Silberman, "Accurate fault modeling and efficient simulation of differential CVS circuits," inProc. Int. Test Conf., Oct. 1985, pp. 722-729.
[17] N. K. Jha, "Testing of differential cascade voltage switch one-count generators,"IEEE J. Solid-State Circuits, vol. 25, no. 1, pp. 246-253, Feb. 1990.
[18] Q. Tong and N. K. Jha, "Design of C-testable DCVS binary array dividers,"IEEE J. Solid-State Circuits, vol. 26, no. 2, pp. 134-141, Feb. 1991.
[19] A. R. Takach and N.K. Jha, "Easily testable gate-level and DCVS multipliers,"IEEE Trans. Comput. Aided Design, vol. 10, pp. 932-942, July 1991.
[20] W.C. Carter and P.R. Schneider, "Design of dynamically checked computers," inProc. IFIP '68, Edinburgh, Scotland, Aug. 1968, pp. 878-883.
[21] D. A. Anderson, "Design of self-checking digital networks using coding techniques," Univ. Illinois, Urbana, IL, Tech. Rep. R-527, Sept. 1971.
[22] J. E. Smith and G. Metze, "Strongly fault secure logic networks,"IEEE Trans. Comput., vol. C-27, pp. 491-499, June 1978.
[23] M. Nicolaidis, I. Jansch, and B. Courtois, "Strongly code disjoint checkers," inProc. Int. Symp. Fault-Tolerant Comput., Orlando, FL, June 1984, pp. 16-21.
[24] N. K. Jha, "Strongly fault-secure and strongly self-checking domino-CMOS implementations of totally self-checking circuits,"IEEE Trans. Computer-Aided Design, vol. 9, Mar. 1990.
[25] D. C. Bossen, D. L. Ostapko, and A. M. Patel, "Optimum test patterns for parity networks," inProc. AFIPS Conf., Houston, TX, Nov. 1970, pp. 63-68.
[26] N. K. Jha, "Testing of cascode voltage switch parity trees," inInt. Workshop VLSI Design, Bangalore, India, Dec. 1988.
[27] S. Kundu and S. M. Reddy, "Robust tests for parity trees," inProc. Int. Test Conf., Washington, DC, Sept. 1988.
[28] D. K. Pradhan, Ed.,Fault-Tolerant Computing, Vol. I. Englewood-Cliffs, NJ: Prentice-Hall, 1986.
[29] J. Khakbaz and E. J. McCluskey, "Self-testing embedded parity checkers,"IEEE Trans. Comput., vol. C-33, pp. 753-756, Aug. 1984.
[30] T. Nanya, S. Mourad, and E. McCluskey, "Multiple Stuck-at Fault Testability of Self-Testing Checkers,"Proc. Symp. Fault-Tolerant Computing, 1988, pp. 381-386.
[31] N. Weste and K. Eshraghian,Principles of CMOS Design: A Systems Perspective. Reading, MA: Addison-Wesley, 1985, pp. 322-325.
[32] M. A. Marouf and A. D. Friedman, "Design of self-checking checkers for Berger codes," inProc. Int. Symp. Fault-Tolerant Comput., June 1978, pp. 179-184.

Index Terms:
CVS parity trees; strongly self-checking parity; two-rail checkers; single stuck-at; stuck-open; stuck-on fault detection; cascode voltage switch; differential cascode voltage switch; EX-OR gates; single-ended cascode voltage switch; fault location; logic gates; logic testing.
Citation:
N.K. Jha, "Fault Detection in CVS Parity Trees with Application to Strongly Self-Checking Parity and Two-Rail Checkers," IEEE Transactions on Computers, vol. 42, no. 2, pp. 179-189, Feb. 1993, doi:10.1109/12.204791
Usage of this product signifies your acceptance of the Terms of Use.