Issue No.12 - December (1992 vol.41)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/12.214672
<p>A novel approach to online error detection and correction for high-throughput VLSI sorting arrays is presented. The error model is defined at the sorting element level and both functional errors and data errors are considered. Functional errors are detected and corrected by exploiting inherent properties as well as newly discovered special properties of the sorting array. Coding techniques are used to locate data errors. All the checkers are designed to be totally self-checking and hence the sorting array is highly reliable. Two-level pipelining is employed, making the design very efficient and suitable for real-time application. The structure is very regular and therefore is very attractive for VLSI or WSI implementation.</p>
concurrent error detection; concurrent error correction; online error correction; two level pipelining; real-time systolic sorting arrays; online error detection; high-throughput; VLSI sorting arrays; functional errors; data errors; self-checking; WSI; error correction codes; error detection codes; parallel algorithms; real-time systems; sorting; systolic arrays; VLSI.
Sy-Yen Kuo, Sheng-Chiech Liang, "Concurrent Error Detection and Correction in Real-Time Systolic Sorting Arrays", IEEE Transactions on Computers, vol.41, no. 12, pp. 1615-1620, December 1992, doi:10.1109/12.214672