This Article 
 Bibliographic References 
 Add to: 
Concurrent Error Detection and Correction in Real-Time Systolic Sorting Arrays
December 1992 (vol. 41 no. 12)
pp. 1615-1620

A novel approach to online error detection and correction for high-throughput VLSI sorting arrays is presented. The error model is defined at the sorting element level and both functional errors and data errors are considered. Functional errors are detected and corrected by exploiting inherent properties as well as newly discovered special properties of the sorting array. Coding techniques are used to locate data errors. All the checkers are designed to be totally self-checking and hence the sorting array is highly reliable. Two-level pipelining is employed, making the design very efficient and suitable for real-time application. The structure is very regular and therefore is very attractive for VLSI or WSI implementation.

[1] C. D. Thompson, "The VLSI complexity of sorting,"IEEE Trans. Comput., pp. 1174-1184, Dec. 1983.
[2] D. E. Knuth,The Art of Computer Programming, Vol. 3, Reading, MA: Addison-Wesley, 1973.
[3] K. E. Batcher, "Sorting networks and their applications," inProc. AFIPS Conf., 1968, pp. 307-314.
[4] H. S. Stone, "Parallel processing with the perfect shuffle,"IEEE Trans. Comput., pp. 153-161, Feb. 1971.
[5] H. T. Kung, "Why systolic architectures?,"IEEE Comput. Mag., pp. 37-46, Jan. 1982.
[6] L. Rudolph, "A robust sorting network,"IEEE Trans. Comput., pp. 326-335, Apr. 1985.
[7] J. Sun, J. Gecsei, and E. Cerny, "Fault-tolerance in balanced sorting networks,"J. Electron. Testing: Theory and Appl., pp. 31-41, 1990.
[8] R. J. Cosentino, "Concurrent error correction in systolic architectures,"IEEE Trans. Comput.-Aided Design, pp. 117-125, Jan. 1988.
[9] H. T. Kung and M. S. Lam, "Fault-tolerance and two level pipelining in VLSI systolic arrays," inProc. MIT Conf. Advanced Res. in VLSI, 1984, pp. 74-83.
[10] H.-W. Lang, M. Schimmler, H. Schemeck, and H. Schroder, "Systolic sorting on a mesh-connected network,"IEEE Trans. Comput., pp. 652-658, July 1985.
[11] S. H. Hosseini, "On fault-tolerant structure, distributed fault-diagnosis, reconfiguration, and recovery of the array processors,"IEEE Trans. Comput., pp. 932-942, July 1989.
[12] S.-C. Liang, "High yield and reliable sorting networks for VLSI/WSI implementations," Ph.D. dissertation, Dep. Elec. Comput. Eng., Univ. Arizona, Tucson, AZ, 1991.
[13] J. F. Wakery,Error Detecting Codes, Self-Checking Circuits and Applications. New York: North-Holland, 1978.
[14] W. C. Carter and P. R. Schneider, "Design of dynamically checked computers," inProc. IFIP-68, Aug. 1968, pp. 878-883.
[15] H. Dong, "Modified Berger codes for detection of unidirectional errors,"IEEE Trans. Comput., pp. 572-575, June 1984.
[16] M. A. Marouf and A. D. Friedman, "Design of self-checking checkers for Berger codes," inProc. 8th Annu. Symp. Fault-Tolerant Comput., June 1978, pp. 179-184.
[17] M. J. Ashjaee and S. M. Reddy, "On totally self-checking checkers for separable codes,"IEEE Trans. Comput., pp. 737-744, Aug. 1977.

Index Terms:
concurrent error detection; concurrent error correction; online error correction; two level pipelining; real-time systolic sorting arrays; online error detection; high-throughput; VLSI sorting arrays; functional errors; data errors; self-checking; WSI; error correction codes; error detection codes; parallel algorithms; real-time systems; sorting; systolic arrays; VLSI.
Sy-Yen Kuo, Sheng-Chiech Liang, "Concurrent Error Detection and Correction in Real-Time Systolic Sorting Arrays," IEEE Transactions on Computers, vol. 41, no. 12, pp. 1615-1620, Dec. 1992, doi:10.1109/12.214672
Usage of this product signifies your acceptance of the Terms of Use.