This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Design of a Radix 4 Division Unit with Simple Selection Table
December 1992 (vol. 41 no. 12)
pp. 1606-1611

A radix 4 division architecture is presented which partially overlaps the updating of the remainder with the digit selection procedure. It is obtained by separating the radix 4 digit selection process into two concurrent substeps. The proposed unit requires a simple selection table and involves a small extra expense for the additional hardware compared to the usual radix 4 division units. Four possible implementations are derived from the general model, with different types of substeps. The high level evaluation shows that the proposed architectures offer an efficient alternative.

[1] D. E. Atkins, "Higher-radix division using estimates of the divisor and partial remainders,"IEEE Trans. Comput., vol. C-17, pp. 925-934, Oct. 1968.
[2] B. K. Bose, L. Pei, G. S. Taylor, and D. A. Patterson, "Fast multiply and divide for a VLSI floating-point unit," inProc. 8th IEEE Symp. Comput. Arithmet., Como, Italy, May 1987, pp. 87-94.
[3] C. W. Clenshaw, "Polynomial approximations to elementary functions,"Math. Tables Aids Comput., 1954.
[4] M. D. Ercegovac and T. Lang, "A division algorithm with prediction of quotient digits," inProc. 7th Symp. Comput. Arithmet., Urbana, IL, June 1985, pp. 64-71.
[5] M. D. Ercegovac and T. Lang, "On-the-fly conversion of redundant into conventional representations,"IEEE Trans. Comput., vol. C-36, no. 7, pp. 895-897, July 1987.
[6] M. D. Ercegovac and T. Lang, "Division," Internal Rep. CS252, Comput. Sci. Dep., U.C.L.A., 1988.
[7] M. D. Ercegovac and T. Lang, "On-the-fly rounding for division and square root," inProc. 9th Symp. Comput. Arithmetic, 1989, pp. 169-173.
[8] M. D. Ercegovac and T. Lang, "Simple radix-4 division with operands scaling,"IEEE Trans. Comput., vol. C-39, pp. 1204-1208, Sept. 1990.
[9] J. Fandrianto, "Algorithm for high speed shared radix 4 division and radix 4 square-root," inProc. 8th IEEE Symp. Comput. Arithmet., Como, Italy, May 1987, pp. 73-79.
[10] J. Fandrianto, "Algorithm for high speed shared radix 8 division and radix 8 square root," inProc. 9th Symp. Comput. Arithmetic, Sept. 1989, pp. 68-75.
[11] S. Kuninobu, T. Nishiyama, H. Edamatsu, T. Taniguchi, and N. Takagi, "Design of high speed MOS multiplier and divider using redundant binary representation," inProc. 8th IEEE Symp. Comput. Arithmet., Como, Italy, May 1987, pp. 80-86.
[12] J. E. Robertson, "A new class of digital division methods,"IRE Trans. Electron. Comput., vol. EC-7, pp. 218-222, Sept. 1958.
[13] G. S. Taylor, "Radix 16 SRT dividers with overlapped quotient selection stages," inProc. 7th Symp. Comput. Arithmet., Urbana, IL, June 1985, pp. 64-71.
[14] K. S. Trivedi and J. G. Rusnak, "Higher radix on-line division," inProc. 4th IEEE Symp. Comput. Arithmet., Santa Monica, CA, Oct. 1978, pp. 183-189.
[15] P. K.-G. Tu and M. D. Ercegovac, "A radix 4 on-line division algorithm," inProc. 8th IEEE Symp. Comput. Arithmet., Como, Italy, May 1987, pp. 181-187.
[16] J. H. Zurawski and J. B. Gosling, "Design of a high-speed square root multiply and divide unit,"IEEE Trans. Comput., vol. C-36, pp. 13-23, Jan. 1987.

Index Terms:
remainder updating; radix 4 division unit; selection table; radix 4 division architecture; digit selection; concurrent substeps; digital arithmetic; dividing circuits; number theory.
Citation:
P. Montuschi, L. Ciminiera, "Design of a Radix 4 Division Unit with Simple Selection Table," IEEE Transactions on Computers, vol. 41, no. 12, pp. 1606-1611, Dec. 1992, doi:10.1109/12.214670
Usage of this product signifies your acceptance of the Terms of Use.