
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
P. Montuschi, L. Ciminiera, "Design of a Radix 4 Division Unit with Simple Selection Table," IEEE Transactions on Computers, vol. 41, no. 12, pp. 16061611, December, 1992.  
BibTex  x  
@article{ 10.1109/12.214670, author = {P. Montuschi and L. Ciminiera}, title = {Design of a Radix 4 Division Unit with Simple Selection Table}, journal ={IEEE Transactions on Computers}, volume = {41}, number = {12}, issn = {00189340}, year = {1992}, pages = {16061611}, doi = {http://doi.ieeecomputersociety.org/10.1109/12.214670}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Computers TI  Design of a Radix 4 Division Unit with Simple Selection Table IS  12 SN  00189340 SP1606 EP1611 EPD  16061611 A1  P. Montuschi, A1  L. Ciminiera, PY  1992 KW  remainder updating; radix 4 division unit; selection table; radix 4 division architecture; digit selection; concurrent substeps; digital arithmetic; dividing circuits; number theory. VL  41 JA  IEEE Transactions on Computers ER   
A radix 4 division architecture is presented which partially overlaps the updating of the remainder with the digit selection procedure. It is obtained by separating the radix 4 digit selection process into two concurrent substeps. The proposed unit requires a simple selection table and involves a small extra expense for the additional hardware compared to the usual radix 4 division units. Four possible implementations are derived from the general model, with different types of substeps. The high level evaluation shows that the proposed architectures offer an efficient alternative.
[1] D. E. Atkins, "Higherradix division using estimates of the divisor and partial remainders,"IEEE Trans. Comput., vol. C17, pp. 925934, Oct. 1968.
[2] B. K. Bose, L. Pei, G. S. Taylor, and D. A. Patterson, "Fast multiply and divide for a VLSI floatingpoint unit," inProc. 8th IEEE Symp. Comput. Arithmet., Como, Italy, May 1987, pp. 8794.
[3] C. W. Clenshaw, "Polynomial approximations to elementary functions,"Math. Tables Aids Comput., 1954.
[4] M. D. Ercegovac and T. Lang, "A division algorithm with prediction of quotient digits," inProc. 7th Symp. Comput. Arithmet., Urbana, IL, June 1985, pp. 6471.
[5] M. D. Ercegovac and T. Lang, "Onthefly conversion of redundant into conventional representations,"IEEE Trans. Comput., vol. C36, no. 7, pp. 895897, July 1987.
[6] M. D. Ercegovac and T. Lang, "Division," Internal Rep. CS252, Comput. Sci. Dep., U.C.L.A., 1988.
[7] M. D. Ercegovac and T. Lang, "Onthefly rounding for division and square root," inProc. 9th Symp. Comput. Arithmetic, 1989, pp. 169173.
[8] M. D. Ercegovac and T. Lang, "Simple radix4 division with operands scaling,"IEEE Trans. Comput., vol. C39, pp. 12041208, Sept. 1990.
[9] J. Fandrianto, "Algorithm for high speed shared radix 4 division and radix 4 squareroot," inProc. 8th IEEE Symp. Comput. Arithmet., Como, Italy, May 1987, pp. 7379.
[10] J. Fandrianto, "Algorithm for high speed shared radix 8 division and radix 8 square root," inProc. 9th Symp. Comput. Arithmetic, Sept. 1989, pp. 6875.
[11] S. Kuninobu, T. Nishiyama, H. Edamatsu, T. Taniguchi, and N. Takagi, "Design of high speed MOS multiplier and divider using redundant binary representation," inProc. 8th IEEE Symp. Comput. Arithmet., Como, Italy, May 1987, pp. 8086.
[12] J. E. Robertson, "A new class of digital division methods,"IRE Trans. Electron. Comput., vol. EC7, pp. 218222, Sept. 1958.
[13] G. S. Taylor, "Radix 16 SRT dividers with overlapped quotient selection stages," inProc. 7th Symp. Comput. Arithmet., Urbana, IL, June 1985, pp. 6471.
[14] K. S. Trivedi and J. G. Rusnak, "Higher radix online division," inProc. 4th IEEE Symp. Comput. Arithmet., Santa Monica, CA, Oct. 1978, pp. 183189.
[15] P. K.G. Tu and M. D. Ercegovac, "A radix 4 online division algorithm," inProc. 8th IEEE Symp. Comput. Arithmet., Como, Italy, May 1987, pp. 181187.
[16] J. H. Zurawski and J. B. Gosling, "Design of a highspeed square root multiply and divide unit,"IEEE Trans. Comput., vol. C36, pp. 1323, Jan. 1987.