This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Bounding Signal Probabilities for Testability Measurement Using Conditional Syndromes
December 1992 (vol. 41 no. 12)
pp. 1580-1588

An algorithm for bounding the random pattern testability of individual faults in a circuit is proposed. Auxiliary gates for bounding the testability are constructed, converting the problem into one of determining the signal probability at the output of the auxiliary gate. The results presented are in terms of lower bounds of the testabilities of faults. The bounds generated by the algorithm can be used by designers to identify pseudorandom pattern resistant faults, to enable them to modify the circuit structure to make the faults easy to detect, and, hence, to increase the fault coverage.

[1] V. D. Agrawal, "When to use random testing,"IEEE Trans. Comput., vol. C-27, no. 11, pp. 1054-1055, Nov. 1978.
[2] V. D. Agrawal and M. R. Mercer, "Testability measures--What do they tell us," inInt. Test Conf. Dig. Papers, Philadelphia, PA, Nov. 1982, pp. 391-396.
[3] V. D. Agrawal, S. C. Seth, and C. C. Chuang, "Probabilistically guided test generation," inProc. Int. Symp. Circuits Syst. (ISCAS), May 1985, pp. 687-689.
[4] F. Brglez and H. Fujiwara, "A neutral netlist of 10 combinational benchmark circuits and a target translator in Fortran," inProc. Int. Symp. Circuit Syst., Kyoto, Japan, June 1985, pp. 695-698.
[5] S. Chakravarthy, "A note on random testing of gate level combinational circuits," inProc. Int. Conf. Comput. Aided Design, 1987, pp. 152-155.
[6] R. David and G. Blanchet, "About random fault detection of combinational networks,"IEEE Trans. Comput., pp. 659-664, June 1976.
[7] R. K. Gaede, M. R. Mercer, and B. Underwood, "Calculation of greatest lower bounds obtained by the cutting algorithm," inProc. Int. Test Conf., 1986, pp. 498-505.
[8] S. Jain and V. Agrawal. "STAFAN: An Alternative to Fault Simulation,"Proc. Design Automation Conf., 1984, pp. 18-23.
[9] B. Krishnamurthy and I. G. Tollis, "Improved techniques for estimating signal probabilities,"IEEE Trans. Comput., vol. 38, no. 7, pp. 1041-1045, July 1989.
[10] G. Markowsy, "Bounding signal probabilities in combinational circuits,"IEEE Trans. Comput., vol. C-36, no. 10, Oct. 1987.
[11] M. R. Mercer and B. Underwood, "Correlating testability and fault detection," inProc. Int. Test Conf., Philadelphia, PA, Oct. 1984, pp. 697-704.
[12] K. P. Parker and E. J. McCluskey, "Analysis of practical circuits using input signal probabilities,"IEEE Trans. Comput., vol. C-24, pp. 573-578, May 1975.
[13] K. P. Parker and E. J. McCluskey, "Probabilistic treatment of general combinational networks,"IEEE Trans. Comput., vol. C-24, pp. 668-670, June 1975.
[14] J. Savir, "Syndrome-testable design of combinational circuits,"IEEE Trans. Comput., vol. C-29, pp. 442-451, June 1980.
[15] J. Savir, "Good controllability and good observability do not guarantee good testability,"IEEE Trans. Comput., vol. C-32, pp. 1198-1200, Dec. 1983.
[16] J. Savir and P. H. Bardell, "On random pattern test length,"IEEE Trans. Comput., vol. C-33, no. 6, pp. 467-474, June 1984.
[17] J. Savir, G. S. Ditlow, and P. H. Bardell, "Random pattern testability,"IEEE Trans. Comput., vol. C-33, pp. 79-90, Jan. 1984.
[18] S. C. Seth, L. Pan, and V. D. Agrawal, "PREDICT--Probabilistic estimation of digital circuit testability," inFault Tolerant Comp. Symp. (FTCS-15) Dig. Papers, Ann Arbor, MI, June 1985, pp. 220-225.
[19] T. W. Williams and K. P. Parker, "Design for testability--A survey,"Proc. IEEE, vol. C-71, no. 1, pp. 98-112, Jan. 1983.

Index Terms:
bounding algorithm; circuit faults; signal probabilities; testability measurement; conditional syndromes; random pattern testability; auxiliary gate; lower bounds; pseudorandom pattern resistant faults; circuit structure; built-in self test; circuit analysis computing; computational complexity; integrated circuit testing.
Citation:
R. Kapur, M.R. Mercer, "Bounding Signal Probabilities for Testability Measurement Using Conditional Syndromes," IEEE Transactions on Computers, vol. 41, no. 12, pp. 1580-1588, Dec. 1992, doi:10.1109/12.214666
Usage of this product signifies your acceptance of the Terms of Use.