Issue No.12 - December (1992 vol.41)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/12.214661
<p>An accelerated fault simulation approach for path delay faults is presented. The distinct features of the proposed fault simulation method consist in the application of parallel processing of patterns at all stages of the calculation procedure, its versatility to account for both robust and nonrobust decision of path delay faults, and its capability of efficiently maintaining large numbers of path faults to be simulated.</p>
path delay fault simulation; parallel processing; patterns; circuit analysis computing; fault location; integrated circuit testing; many-valued logics; parallel processing.
F. Fink, K. Fuchs, M.H. Schulz, "Robust and Nonrobust Path Delay Fault Simulation by Parallel Processing of Patterns", IEEE Transactions on Computers, vol.41, no. 12, pp. 1527-1536, December 1992, doi:10.1109/12.214661