This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Self Synchronized Asynchronous Sequential Pass Transistor Circuits
October 1992 (vol. 41 no. 10)
pp. 1344-1348
ASCII Text
x 
 
S.R. Whitaker, G.K. Maki, "Self Synchronized Asynchronous Sequential Pass Transistor Circuits," IEEE Transactions on Computers, vol. 41, no. 10, pp. 1344-1348, October, 1992.
 
 
BibTex
x
 
@article{ 10.1109/12.166614,
author = {S.R. Whitaker and G.K. Maki},
title = {Self Synchronized Asynchronous Sequential Pass Transistor Circuits},
journal ={IEEE Transactions on Computers},
volume = {41},
number = {10},
issn = {0018-9340},
year = {1992},
pages = {1344-1348},
doi = {http://doi.ieeecomputersociety.org/10.1109/12.166614},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}
 
 
RefWorks Procite/RefMan/Endnote
x 
 
TY - JOUR
JO - IEEE Transactions on Computers
TI - Self Synchronized Asynchronous Sequential Pass Transistor Circuits
IS - 10
SN - 0018-9340
SP1344
EP1348
EPD - 1344-1348
A1 - S.R. Whitaker,
A1 - G.K. Maki,
PY - 1992
KW - self synchronisation; asynchronous sequential pass transistor circuits; CMOS VLSI; critical race free state assignments; asynchronous sequential logic; CMOS integrated circuits; sequential circuits; VLSI.
VL - 41
JA - IEEE Transactions on Computers
ER -
 

A new class of CMOS VLSI asynchronous sequential circuits utilizing pass transistors is introduced. This class of self synchronizing circuits eliminates the need for critical race free state assignments. These circuits synchronize the transition path action by forcing the circuit to sequence through proper unstable states.

[1] G. Maki and J. Tracey, "A state assignment procedure for asynchronous sequential circuits,"IEEE Trans. Comput., vol. C-20, pp. 666-668, June 1971.
[2] J. Tracey, "Internal state assignments for asynchronous sequential machines,"IEEE Trans. Electron. Comput., vol. EC-15, pp. 551-560, Aug. 1966.
[3] G. Maki and D. Sawin, "Fault tolerant asynchronous sequential machines,"IEEE Trans. Comput., vol. C-23, pp. 651-657, July 1974.
[4] S. Golpalakrishnan, G. Kim, and G. Maki, "Implications of Tracey's Theorem to asynchronous sequential circuit design," inProc. NASA Symp. VLSI Design, Nov. 1990, pp. 9.1.1-9.1.11.
[5] S. Whitaker and G. Maki, "Pass transistor asynchronous sequential circuits,"IEEE J. Solid State Circuits, vol. SC-24, pp. 71-78, Feb. 1989.
[6] H. Chuang and S. Das, "Synthesis of multiple input change asynchronous machines using controlled excitation and flip-flops,"IEEE Trans. Comput., vol. C-22, pp. 1103-1109, Dec. 1973.
[7] H. Chuang, "Fail safe asynchronous machines with multiple input changes,"IEEE Trans. Comput., vol. C-25, pp. 637-642, June 1976.
[8] S. Unger,Asynchronous Sequential Switching Circuits, New York: Wiley-Interscience, 1969.
[9] L. Hollaar, "Direct implementation of asynchronous control units,"IEEE Trans. Comput., vol. C-31, pp. 1133-1141, Dec. 1982.

Index Terms:
self synchronisation; asynchronous sequential pass transistor circuits; CMOS VLSI; critical race free state assignments; asynchronous sequential logic; CMOS integrated circuits; sequential circuits; VLSI.
Citation:
S.R. Whitaker, G.K. Maki, "Self Synchronized Asynchronous Sequential Pass Transistor Circuits," IEEE Transactions on Computers, vol. 41, no. 10, pp. 1344-1348, Oct. 1992, doi:10.1109/12.166614
Usage of this product signifies your acceptance of the Terms of Use.