This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Detection and Location of Multiple Faults in Baseline Interconnection Networks
October 1992 (vol. 41 no. 10)
pp. 1340-1344

An algorithm for fault diagnosis (detection and location) of baseline interconnection networks in the presence of multiple faults is presented. This algorithm requires 2(1+log/sub 2/ N) tests, where log/sub 2/ N is the number of stages. Multiple fault diagnosis is possible provided: (a) there exists no logically erroneous and unidentified outputs in each faulty switching element and (b) multiple link faults (of the type stuck-at-0 stuck-at-1) do not exist in the network. Fault location is accomplished using an iterative process which checks each stage of the multistage interconnection network. A new functional description of the network is introduced to facilitate fault location.

[1] C. Wu and T. Feng, "Fault diagnosis for a class of multistage interconnection networks,"IEEE Trans. Comput., vol. C-30, no. 10, pp. 743-758, 1981.
[2] C. Wu and T. Feng, "On a class of multistage interconnection networks,"IEEE Trans. Comput., vol. C-29, no. 8, pp. 694-702, 1980.
[3] L. R. Goke and G. J. Lipovski, "Banyan networks for partitioning multiprocessor systems," inProc. 1st Annu. Symp. Comput. Architecture, Dec. 1973, pp. 21-28.
[4] V. Cherkassky, E. Opper, and M. Malek, "Reliability and fault diagnosis analysis of fault tolerant multistage interconnection networks," inProc. FTCS, 1984, pp. 243-253.
[5] L. Ciminiera, "Design for diagnosability issues in regular banyan networks," inProc. FTCS, 1984, pp. 178-183.
[6] K. M. Falavarjani and D. K. Pradhan, "Fault-diagnosis of parallel processor interconnection networks," inProc. FTCS, 1981, pp. 209-212.
[7] G.J. Lipovski and M. Malek,Parallel Computing: Theory and Comparisons, John Wiley&Sons, New York, 1987.
[8] E. Opper and M. Malek, "Real-time diagnosis of banyan networks," inProc. IEEE Real-Time Syst. Symp., 1982, pp. 27-36.
[9] E. J. McCluskey,Logic Design Principles: with Emphasis on Testable Semi-Custom Circuits. Englewood Cliffs, NJ: Prentice-Hall, 1986, pp. 448-450.
[10] J. S. Turner, "New directions in communications or, which way to the information age," inProc. Int. Zurich Seminar Digital Comm., Mar. 1986.
[11] M. A. Franklin, "VLSI performance comparison of banyan and crossbar communication networks,"IEEE Trans. Comput., vol. C-30, no. 4, pp. 283-290, 1981.
[12] J. S. Turner, "Design of a broadcast packet switching network," inProc. Infocom., 1986.
[13] F. Lombardi and W-K. Huang, "On the constant diagnosability of baseline interconnection networks,"IEEE Trans. Comput., vol. C-39, no. 12, pp. 1485-1488, 1990.
[14] D. P. Agarwal, "Testing and fault tolerance of multistage interconnection networks,"IEEE Comput. Mag., vol. 15, no. 4, pp. 41-53, 1982.
[15] J. D. Ullman,Computational Aspects of VLSI, Rockville, MD: Computer Science Press, 1984.

Index Terms:
multiple faults location; multiple faults detection; baseline interconnection networks; algorithm; fault diagnosis; faulty switching element; iterative process; multistage interconnection network; functional description; fault location; fault tolerant computing; multiprocessor interconnection networks.
Citation:
F. Lombardi, C. Feng, W.-K. Huang, "Detection and Location of Multiple Faults in Baseline Interconnection Networks," IEEE Transactions on Computers, vol. 41, no. 10, pp. 1340-1344, Oct. 1992, doi:10.1109/12.166613
Usage of this product signifies your acceptance of the Terms of Use.