Issue No.10 - October (1992 vol.41)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/12.166611
<p>When two numbers are multiplied, a double-wordlength product is produced. In applications where only the single-precision product is required, the double-wordlength result is rounded to single-precision. Hence, in single-precision applications, it is not necessary to compute the least significant part of the product exactly. Instead, it is only necessary to estimate the carries generated in the computation of the least significant part that will ripple into the most significant part of the product. This will produce a single-precision multiplier with significantly reduced circuit complexity. Three novel methods for realizing this class of reduced complexity single-precision multipliers are introduced and their performance analyzed.</p>
single precision multiplier; reduced circuit complexity; signal processing applications; digital arithmetic; multiplying circuits; signal processing.
Y.C. Lim, "Single-Precision Multiplier with Reduced Circuit Complexity for Signal Processing Applications", IEEE Transactions on Computers, vol.41, no. 10, pp. 1333-1336, October 1992, doi:10.1109/12.166611