This Article 
 Bibliographic References 
 Add to: 
Low Latency Time CORDIC Algorithms
August 1992 (vol. 41 no. 8)
pp. 1010-1015

Several methods for increasing the speed of the CORDIC algorithm are presented. First, an improved method which guarantees a constant scale factor when employing redundant addition schemes is developed. Then, an architecture with increased parallelism which considerably reduces the CORDIC latency time and the amount of hardware is described.

[1] J. S. Walther, "A unified algorithm for elementary functions," inProc. JSSC, 1971, pp. 379-385.
[2] N. Takagi, "Studies on hardware algorithms for arithmetic operations with a redundant binary representation," Dep. Inf. Sci., Faculty of Eng., Univ. of Kyoto, Aug. 1987.
[3] M.D. Ercegovac and T. Lang, "Redundant and on-line CORDIC: Application to matrix triangularization and SVD,"IEEE Trans. Comput., vol. 39, no. 6, pp. 725-740, June 1990.
[4] N. Takagi, T. Asada, and S. Yajima, "Redundant CORDIC methods with a constant scale factor for sine and cosine computation,"IEEE Trans. Comput., vol. 40, no. 9, pp. 989-995, Sept. 1991.
[5] T. Asada, N. Takagi, and S. Yajima, "Algorithms based on CORDIC for calculating hyperbolic functions using redundant binary representation," in34th IPSJ Nat. Conven., 3N-4, pp. 33-34, Mar. 1987 (in Japanese).
[6] T. G. Noll, "Carry-save arithmetic for high-speed digital signal processing," inProc. ISCAS '90, New Orleans, LA, May 1990, pp. 982-986.
[7] R. Künemundet al., "CORDIC processor with carry-save architecture," inProc. ESSCIRC '90, Grenoble, Sept. 1990, pp. 193-196.
[8] D. Timmermann, "CORDIC Algorithmen, Architekturen und monolithische Realisierungen mit Anwendungen in der Bildverarbeitung," Ph.D. dissertation, Univ. of Duisburg, July 1990, (in German).
[9] P. W. Baker, "Suggestion for a fast binary sine/cosine generator,"IEEE Trans. Comput., vol. C-25, pp. 1134-1136, Nov. 1976.
[10] T. C. Chen, "Automatic computation of exponentials, logarithms, ratios, and square roots,"IBM J. Res. Develop., pp. 380-388, July 1972.
[11] H. M. Ahmed, "Signal processing algorithms and architectures," Ph.D. dissertation Dep. EE, Stanford Univ., Dec. 1981.
[12] D. Timmermann, H. Hahn, and B. Hosticka, "Modified CORDIC algorithm with reduced iterations,"Electron. Lett., vol. 25, no. 15, pp. 950-951, July 1989.
[13] H. Hahn, "Untersuchung und Integration von Berechnungsverfahren elementarer Funktionen auf CORDIC-Basis mit Anwendungen in der adaptiven Signalverarbeitung," Ph.D. dissertation, Univ. of Duisburg, Feb. 1991, (in German).
[14] K. Hwang,Computer Arithmetic: Principles, Architecture, and Design. New York: Wiley, 1979.
[15] D. Timmermann, H. Hahn, B. J. Hosticka, and B. Rix, "A new addition scheme and fast scaling factor compensation methods for CORDIC algorithms,"INTEGRATION VLSI J., vol. 11, no. 1, pp. 85-100, Mar. 1991.

Index Terms:
parallel architecture; CORDIC algorithms; constant scale factor; redundant addition; latency time; adders; computational complexity; digital arithmetic; iterative methods; number theory.
D. Timmermann, H. Hahn, B.J. Hosticka, "Low Latency Time CORDIC Algorithms," IEEE Transactions on Computers, vol. 41, no. 8, pp. 1010-1015, Aug. 1992, doi:10.1109/12.156543
Usage of this product signifies your acceptance of the Terms of Use.