
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
T. Lang, P. Montuschi, "Higher Radix Square Root with Prescaling," IEEE Transactions on Computers, vol. 41, no. 8, pp. 9961009, August, 1992.  
BibTex  x  
@article{ 10.1109/12.156542, author = {T. Lang and P. Montuschi}, title = {Higher Radix Square Root with Prescaling}, journal ={IEEE Transactions on Computers}, volume = {41}, number = {8}, issn = {00189340}, year = {1992}, pages = {9961009}, doi = {http://doi.ieeecomputersociety.org/10.1109/12.156542}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Computers TI  Higher Radix Square Root with Prescaling IS  8 SN  00189340 SP996 EP1009 EPD  9961009 A1  T. Lang, A1  P. Montuschi, PY  1992 KW  online algorithms; higher radix square root; prescaling; radicand; complexity; resultdigit selection; multiplication; division; pipelining; doubleprecision square root; digital arithmetic; dividing circuits; multiplying circuits; number theory. VL  41 JA  IEEE Transactions on Computers ER   
A scheme for performing higher radix square root based on prescaling of the radicand is presented to reduce the complexity of the resultdigit selection. The scheme requires several steps, namely multiplication for prescaling the radicand, square root, multiplication for prescaling for the division, and division. Online algorithms are used to reduce the overall time and pipelining to reuse the different modules. An estimate of the execution time for a radix256 unit for doubleprecision square root and a comparison with other implementations indicate that the proposed approach is an alternative to consider when designing a squareroot unit.
[1] D. E. Atkins, "Higherradix division using estimates of the divisor and partial remainders,"IEEE Trans. Comput., vol. C17, pp. 925934, Oct. 1968.
[2] L. Ciminiera and P. Montuschi, "Higher radix square rooting,"IEEE Trans. Comput., vol. 39, pp. 12201231, Oct. 1990.
[3] B.G. DeLugish, "A class of algorithms for automatic evaluation of certain elementary functions in a binary computer," Ph.D. dissertation, Dep. Comput. Sci., Univ. Illinois, Urbana, June 1970.
[4] M. D. Ercegovac and T. Lang, "Onthefly conversion of redundant into conventional representations,"IEEE Trans. Comput., vol. C36, no. 7, pp. 895897, July 1987.
[5] M. D. Ercegovac and T. Lang, "Online arithmetic: A design methodology and applications in digital signal processing,"VLSI Signal Processing III, pp. 252263, 1988.
[6] M. D. Ercegovac and T. Lang, "Division," Internal Rep. CS252, Comput. Sci. Dep., UCLA, 1988.
[7] M. D. Ercegovac and T. Lang, "Onthefly rounding for division and square root," inProc. 9th Symp. Comput. Arithmetic, 1989, pp. 169173.
[8] M. D. Ercegovac and T. Lang, "Radix4 square root without initial PLA,"IEEE Trans. Comput., vol. C39, pp. 10161024, Aug. 1990.
[9] M. D. Ercegovac and T. Lang, "Simple radix4 division with operands scaling,"IEEE Trans. Comput., vol. C39, pp. 12041208, Sept. 1990.
[10] J. Fandrianto. "Algorithm for high speed shared radix 4 division and radix 4 squareroot," inProc. 8th IEEE Symp. Comput. Arithmetic, Como, Italy, May 1987, pp. 7379.
[11] J. Fandrianto, "Algorithm for high speed shared radix 8 division and radix 8 square root," inProc. 9th Symp. Comput. Arithmetic, Sept. 1989, pp. 6875.
[12] J.B. Gosling and C.M.S. Blakeley, "Arithmetic unit with integral division and square root,"IEE Proc., pt E, vol. 134, pp. 1723, Jan. 1987.
[13] R. Hashemian, "Square rooting algorithms for integer and floating point numbers,"IEEE Trans. Comput., vol. C39, pp. 10251029, Aug. 1990.
[14] K. Hwang,Computer Arithmetic: Principles, Architecture, and Design. New York: Wiley, 1979.
[15] "IEEE Standard for Binary FloatingPoint Arithmetic," IEEE Standard 754, 1985 IEEE Computer Society.
[16] T. Lang and P. Montuschi, "Some algorithms and architectures for very high radix square rooting," I.R. DAI/ARC 491, Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy.
[17] S. Majerski, "Squarerooting algorithms for highspeed digital circuits,"IEEE Trans. Comput., vol. C34, pp. 724733, Aug. 1985.
[18] P. Markstein, "Computation of elementary functions on the IBM RISC System/6000 processor,"IBM J. Res Develop., vol. 34, no. 1, pp. 111119, Jan. 1990.
[19] D. W. Matula, "Design of a highly parallel IEEE floating point arithmetic unit," inProc. Symp. Combinatorial Optimization Sci. and Technol., (COST), at RUTCOR/DIMACS, Apr. 1991.
[20] G. Metze, "Minimal square rooting,"IEEE Trans. Electron. Comput., vol. EC14, pp. 181185, Apr. 1965.
[21] D. W. Ruck, S. K. Rogers, M. Kabrinsky, M. E. Oxley, and B. W. Sutter, "The multilayer perceptron as an approximation to a Bayes optimal discriminant function,"IEEE Trans. Neural Networks, vol. 1, no. 4, pp. 296298, Dec. 1990.
[22] P. Montuschi and M. Mezzalama, "Survey of square rooting algorithms,"IEE Proc., pt. E, vol. 137, pp. 3140, Jan. 1990.
[23] S. K. Nandi and E. V. Krishnamurthy, "A simple technique for digital division,"Commun. ACM, 10, pp. 299301, 1967.
[24] H. Peng, "Algorithms for extracting square roots and cube roots," inProc. 5th IEEE Symp. Comput. Arithmetic, Ann Arbor, MI, May 1981, pp. 121126.
[25] C. V. Ramamoorthy, J. R. Goodman, and K. H. Kim, "Some properties of iterative squarerooting methods using highspeed multiplication,"IEEE Trans. comput., Vol. C21, pp. 837847, Aug. 1972.
[26] J. E. Robertson, "A new class of digital division methods,"IRE Trans. Electron. Comput., vol. EC7, pp. 218222, Sept. 1958.
[27] A. Svoboda, "An algorithm for division,"Inf. Proc. Mach., vol. 9, pp. 2532, 1963.
[28] G.S. Taylor, "Compatible hardware for division and square root." inProc. 5th IEEE Symp. Computer Arithmetic, Ann Arbor, MI, May 1981, pp. 121126.
[29] C. Tung, "A division algorithm for signeddigit arithmetic,"IEEE Trans. Comput., vol. C17, pp. 887889, 1968.
[30] Weitek, W4164 and W4364 Floating Point Processors, Technical Overview, Oct. 1990.
[31] S. Winograd, "On the time required for binary addition,"J. ACM, vol. 12, pp. 277285, 1965.
[32] J. H. Zurawski and J. B. Gosling, "Design of a highspeed square root multiply and divide unit,"IEEE Trans. Comput., vol. C36, pp. 1323, Jan. 1987.