This Article 
 Bibliographic References 
 Add to: 
A General Technique for Designing Totally Self-Checking Checker for 1-out-of-N Code with Minimum Gate Delay
July 1992 (vol. 41 no. 7)
pp. 881-886

An efficient technique for designing a totally self-checking checker for 1/n code (n<3) with minimum possible gate delay is proposed. The checker consists of a 1/n to k/2k translator and a k/2k code checker. The translator is implemented using a NOR array and checker using a NOR-NOR PLA. The design technique is applicable for all but a few values of n. It has been shown that the checkers constructed using the proposed technique occupy minimum or near-minimum chip area depending on the value of n. This new technique also has the advantage over existing ones in terms of speed or hardware.

[1] D. A. Anderson and G. Metze, "Design of totally self-checking checker form-out-of-ncodes,"IEEE Trans. Comput., vol. C-22, pp. 263-269, Mar. 1973.
[2] W. C. Carter and P. R. Schneider, "Design of dynamically checked computers," Edinburgh, Scotland, pp. 878-883, Aug. 1968.
[3] V. V. Freiman, "Optimal error detection codes for completely asymmetric binary channels,"Inform. Contr., pp. 64-71, May 1962.
[4] J. Galiay, Y. Crouzet, and M. Vergnianlt, "Physical versus logical fault models in MOS LSI circuits, impact in their testability," inProc. Int. Symp. FTC, 1979, pp. 195-202.
[5] N. Izawa, "A three-level realization of self-checking 1-out-of-ncheckers," (in Japanese) in1981 National Conf. Rec., IECE Japan, Oct. 1981.
[6] J. Khakbaz and E. J. McCluskey, "Concurrent error-detecting and testing for large PLA's,"IEEE Trans. Electron Devices, vol. ED-29, Apr. 1982.
[7] J. Khakbaz, "Totally self-checking checker for 1-out-of-ncode using two-rail codes,"IEEE Trans. Comput., vol. C-33, pp. 677-681, July 1984.
[8] M. Kotocova, "Design of totally self-checking check circuits for some 1-out-of-ncodes," inProc. 4th Int. Conf. Fault-Tolerant Syst. Diagnost., Brno, Czechoslovakia, Sept. 28-30, 1981, pp. 241-245.
[9] G. P. Mak, J. A. Abraham, and E. S. Davidson, "The design of PLAs with concurrent error detection," inProc. 12th Int. Symp. Fault-Tolerant Comput., 1982, pp. 303-310.
[10] V. I. Maznev, "Design of self-checking 1/p-checkers,"Automat. Remote Contr., vol. 39, part 2, pp. 1380-1383, Sept. 1978; translated fromAvtomat., Telemekh., pp. 142-145, Sept. 1978.
[11] C. Mead and L. Conway,Introduction to VLSI Systems. Reading, MA: Addison-Wesley, 1980, pp. 150-152.
[12] T. Nanya and Y. Tohma, "A 3-level realization of totally self-checking checkers form-out-of-ncodes," inProc. 13th Fault Tolerant Comput. Symp., June 1983, pp. 173-177.
[13] V. V. Nickel, "VLSI--The inadequacy of the stuck-at fault model," inProc. IEEE Test Conf., Oct. 1980, pp. 378-381.
[14] S. Piestrak, "Design of self-testing checkers for 1-out-of-ncodes," inProc. 6th Int. Conf. Fault-Tolerant Syst. Diagnost., Brno, Czechoslovakia, Sept. 1983, pp. 57-63.
[15] D. K. Pradhan and J. H. Stiffler, "Error-correcting codes and self-checking circuits,"IEEE Comput. Mag., vol. 13, pp. 27-37, Mar. 1980.
[16] V. Rabara, "Design of self-checking checker for 1-out-of-ncode (n>3)," inProc. 4th Int. Conf. Fault-Tolerant Syst. Diagnost., Brno, Czechoslovakia, Sept. 1981, pp. 234-240.
[17] J. E. Smith, "The design of TSC check circuits for a class of unordered codes,"J. Design Automat. and Fault Tolerant Comput., vol. 1, pp. 321-342, Oct. 1977.
[18] D. L. Tao, "Application of coding techniques in the design of self-checking PLAs," Ph.D. dissertation, Dep. Elec. Comput. Eng., Syracuse Univ., 1988.
[19] D. L. Tao, P. K. Lala, and C. R. P. Hartmann, "Scheme for designing concurrent checking and easily testable PLAs,"IEEE Proc., vol. 137, pt. E, no. 6, pp. 442-450, Nov. 1990.
[20] S. L. Wang and A. Avizienis, "The design of totally self-checking circuits using PLA's," inProc. 9th Int. Symp. Fault-Tolerant Comput., 1979, pp. 173-180.

Index Terms:
totally self-checking checker; 1-out-of-N code; minimum gate delay; translator; NOR array; NOR-NOR PLA; delays; error detection codes; fault tolerant computing; logic arrays; logic design; logic testing.
D.L. Tao, C.R.P. Hartmann, P.K. Lala, "A General Technique for Designing Totally Self-Checking Checker for 1-out-of-N Code with Minimum Gate Delay," IEEE Transactions on Computers, vol. 41, no. 7, pp. 881-886, July 1992, doi:10.1109/12.256456
Usage of this product signifies your acceptance of the Terms of Use.