
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
M. Afghahi, C. Svensson, "Performance of Synchronous and Asynchronous Schemes for VLSI Systems," IEEE Transactions on Computers, vol. 41, no. 7, pp. 858872, July, 1992.  
BibTex  x  
@article{ 10.1109/12.256454, author = {M. Afghahi and C. Svensson}, title = {Performance of Synchronous and Asynchronous Schemes for VLSI Systems}, journal ={IEEE Transactions on Computers}, volume = {41}, number = {7}, issn = {00189340}, year = {1992}, pages = {858872}, doi = {http://doi.ieeecomputersociety.org/10.1109/12.256454}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Computers TI  Performance of Synchronous and Asynchronous Schemes for VLSI Systems IS  7 SN  00189340 SP858 EP872 EPD  858872 A1  M. Afghahi, A1  C. Svensson, PY  1992 KW  synchronous schemes; asynchronous schemes; VLSI systems; homogeneous technology; interconnections; gates; synchronizers; delay models; time performances; circuit CAD; computer architecture; delays; performance evaluation; VLSI. VL  41 JA  IEEE Transactions on Computers ER   
Continuous advances in VLSI technology have made it possible to implement a system on a chip. One consequence of this is that the system will use a homogeneous technology for interconnections, gates, and synchronizers. Another consequence is that the system size and operation speed increase, which leads to increased problems with timing and synchronization. System and delay models necessary for the study of time performances of synchronous and asynchronous systems are developed. Clock skew is recognized as a key factor for the performance of synchronous systems. A mode of clocking that reduces the clock skew substantially is proposed and examined. Time penalty introduced by synchronizers is recognized as a key factor for the performance of asynchronous systems. This parameter is expressed in terms of system parameters. Different techniques and recommendations concerning performance improvement of synchronous and asynchronous systems are discussed.
[1] C. Mead and L. Conway,Introduction to VLSI Systems. Reading, MA: AddisonWesley, 1980, pp. 150152.
[2] D. F. Wann and M. A. Franklin, "Asynchronous and clocked control structures of VLSIbased interconnection networks,"IEEE Trans. Comput., vol. C32, pp. 284293, Mar. 1983.
[3] S. Y. Kung and R. J. GalEzar, "Synchronous versus asynchronous computation in VLSI array processors,"SPIE, vol. 341, pp. 5365, 1982.
[4] A. L. Fisher and H. T. Kung, "Synchronizing large VLSI arrays,"IEEE Trans. Comput., vol. C34, pp. 734740, Aug. 1985.
[5] E. Arjomandi, M. J. Fisher, and N. A. Lynch, "Efficiency of synchronous versus asynchronous distributed systems,"J. ACM, vol. 30, pp. 449456, July 1983.
[6] D. Zhou, F. P. Preparata, and S. M. Kang, "Interconnection delay in very highspeed VLSI,"IEEE Trans. Circuit Syst., vol. 38, no. 7, pp. 779790, July 1991.
[7] J. Yuan and C. Svensson, "Highspeed CMOS circuit technique,"IEEE J. Solid State Circuits, vol. SC24, pp. 6270, Feb. 1989.
[8] F. Anceau, "A synchronous approach for clocking VLSI systems,"IEEE J. SolidState Circuits, vol. SC17, pp. 5156, Feb. 1982.
[9] M. Afghahi and C. Svensson, "A unified single phase clocking scheme for VLSI systems,"IEEE J. SolidState Circuits, vol. 25, no. 1, pp. 225233, Feb. 1990.
[10] C. F. Molnar, T. Fang, and F. U. Rosenberger, "Synthesis of delayinsensitive modules," inProc. ChapelHill Conf. VLSI, 1985, pp. 6786.
[11] F. U. Rosenberger, C. E. Molnar, T. J. Chaney, and T. Fanf, "Qmodules: Internally clocked delayinsensitive modules,"IEEE Trans. Comput., vol. 37, no. 9, pp. 10051018, Sept. 1988.
[12] M. Pchoucek, "Anomalous response time of input synchronizers,"IEEE Trans. Comput.vol. C25, pp. 133139, 1975.
[13] W. Y. Lim and J. R. Cox, "Clocks and the performance of synchronizers,"Proc. IEE, vol. 130, pt. E, pp. 5764, Mar. 1983.
[14] W. Lim, "Design methodology for stopable clock systems,"Proc. IEE, vol. 133, pt. E. pp. 6569, Jan. 1986.
[15] S. H. Unger and C. Tan, "Clocking schemes for highspeed digital systems,"IEEE Trans. Comput., vol. C35, pp. 880895, 1986.
[16] E. B. Friedman and S. Powel, "Design and analysis of a hierarchial clock distribution system for synchronous standard cell/macrocell VLSI,"IEEE J. SolidState Circuits, vol. SC21, pp. 240246, Apr. 1986.
[17] M. Hatamian and G.L. Cash, "Parallel bitlevel VLSI designs for highspeed signal processing,"Proc. IEEE, vol. 75, no. 9, pp. 11921202, Sept. 1987.
[18] H. B. Bakoglu,Circuits, Interconnections, and Packaging for VLSI. Reading, MA: AddisonWesley, 1990.
[19] H. B. Bakoglu and J. D. Meindl, "Optimal interconnection circuit for VLSI,"IEEE Trans. Electron Devices, vol. ED32, pp. 903909, May 1985.
[20] J. O. Tuazon, J. C. Peterson, M. Pniel, and D. Liberman, "CalTech/JPL Mark II Hypercube concurrent processor," inProc. 1985 Int. Conf. Parallel Processing, Aug. 1985, pp. 666673.
[21] F. Rosenberger and T. J. Chaney, "Flipflop resolving time test circuit,"IEEE J. SolidState Circuits, vol. SC17, pp. 731738, Aug. 1982.
[22] A. Papoulis,Probability, Random Variables and Stochastic Process. Tokyo: McGrawHill, Kogakusha, 1965.
[23] K. R. Lakshmikumar, A. Hadaway, and M. A. Copeland, "Characterization and modeling of mismatch in MOS transistors for precision analog design,"IEEE J. SolidState Circuits, vol. SC21, pp. 10571066, Dec. 1986.
[24] Y. ElMansy, "MOS device and technology constraints in VLSI,"IEEE J. SolidState Circuits, vol. SC17, no. 2, pp. 197203, Apr. 1982.
[25] M. Hurtado, "Structure and performance of asymptotically bistable dynamical systems," D.Sc. dissertation, Dep. EE. Washington Univ., St., Louis, MO, May 1975.
[26] M. Afghahi and C. Svensson, "Calculation of clock path delay and skew in VLSI synchronous systems," inProc. IEEE Euro. Conf. Circuit Theory and Design, Brighton, England, Sept. 1989, pp. 256269.
[27] INMOS Ltd.Transputer Reference Manual. Englewood Cliffs, NJ: PrenticeHall, 1988.
[28] M. J. Stucki and J. K. Cox, "Synchronization strategies," inProc. Caltech Conf. VLSI, Jan. 1979, pp. 375393.
[29] H. Masuda, M. Nakai, and M. Kubo, "Characteristics and limitation of scaleddown MOSFET's due to twodimentional field effect,"IEEE Trans. Electron Devices, vol. ED26, pp. 980986, June 1979.
[30] T. Kacprzak and A. Albicki, "Analysis of metastable operation in RS CMOS flipflops,"IEEE J. SolidState Circuits, vol. SC22, pp. 5764, Feb. 1987.
[31] T. J. Chaney and F. U. Rosenberger, "Characterizarion and scaling of MOS flipflop performance in synchronizer applications," inProc. Caltech Conf. VLSI, Jan. 1979, pp. 357374.
[32] B. Randell, P.A. Lee, and P.C. Treleaven, "Reliability Issues in Computer System Design,"ACM Computing Surveys, Vol. 28, No. 2, Apr. 1978, pp. 123165.
[33] M. Afghahi and C. Svensson, "A scalable synchronous system," inProc. IEEE Symp. Circuits Syst., Finland, 1988, pp. 471474.
[34] N. Weste and K. Eshraghian,Principles of CMOS Design: A Systems Perspective. Reading, MA: AddisonWesley, 1985, pp. 322325.
[35] C. Svensson, "VLSI physics,"Integration, vol. 1, pp. 319, 1983.
[36] C. Svensson, "Signal resynchronization in VLSI systems,"Integration, vol. 4, pp. 7580, 1986.
[37] Chapiro, Ph.D dissertation, STANCS841026, Dep. Comput. Sci., Stanford Univ., Stanford CA 94305, Oct. 1984.
[38] H. Cong, J. M. Anderews, D. M. Boulin, S. Fang, S. J. Hillenius, and J. A. Michejda, "Multigigahertz CMOS dualmodules prescalar IC,"IEEE J. SolidState Circuits, vol. 23, no. 5, pp. 11891194, Oct. 1988.
[39] L. Kleeman and A. Cantoni, "Metastable behavior in digital systems,"IEEE Design Test Comput., pp. 419, Dec. 1987.
[40] D. M. Brown, M. Ghezzo, and J. M. Pimbley, "Trends in advanced process technologySubmicron CMOS device design and process requirements,"Proc. IEEE, vol. 74, no. 12, pp. 16781702, Dec. 1986.
[41] W. A. Holton and R. K. Cavin, III, "A perspective on CMOS technology trends,"Proc. IEEE, vol. 74, no. 12, pp. 16461668, Dec. 1986.
[42] C. E. Leiserson and J. B. Saxe, "Optimizing synchronous systems," inProc. IEEE Symp. Foundations Comput. Sci., 1981, pp. 2336.
[43] S. D. Kugelmass and K. Steiglitz, "A probabilistic model for clock skew," inProc. Int. Conf. Systolic Arrays, San Diego, CA, 1988, pp. 545554.
[44] K. R. Lakshmi Kumar, "Characterization and modeling of mismatch in MOS devices and application to precision analog design," Ph.D. dissertation, Carlton Univ., Ottawa, Ont., Canada, 1985.
[45] H. Cramer,Mathematical Methods of Statistics. Princeton, NJ: Princeton Univ. Press, 1946.
[46] E. G. Friedman, "Performance limitations in synchronous digital systems," Ph.D. dissertation, Univ. California, Irvine, CA, 1989.
[47] C. Seitz, "Concurrent VLSI architectures,"IEEE Trans. Comput., vol. C33, no. 12, pp. 12471265, Dec. 1984.
[48] S. M. Kang, "Metalmetal matrix (M3) for highspeed MOS VLSI layout,"IEEE Trans. Comput.Aided Design, vol. CAD6, no. 6, pp. 886891, Sept. 1987.
[49] J. P. Fishburn, "Clock skew optimization,"IEEE Trans. Comput., vol. 39, no. 7, pp. 945951, July 1990.
[50] M. Afghahi, "A 512, 16b bitserial sorter chip,"IEEE J. SolidState Circuits, vol. 26, pp. 14521457, Oct. 1991.