This Article 
 Bibliographic References 
 Add to: 
On Crossbar Switch and Multiple Bus Interconnection Networks with Overlapping Connectivity
June 1992 (vol. 41 no. 6)
pp. 738-746

Multiprocessor interconnection networks are proposed which have the characteristic that each processor or memory module can connect to a group of its near neighbors and adjacent directly connected groups include some of the same processors or memories. These overlapping connectivity networks are attractive especially for a very large number of processors which cannot be provided with full connectivity but need to operate by communication between processors. Applications for overlapping connectivity networks include neural computers and dataflow computers. Bandwidth formulas are derived using a probabilistic approach, including when intermediate processors are used in the interconnection path. A general cell design is presented capable of representing various overlapping connectivity networks.

[1] L. N. Bhuyan and D. P. Agrawal, "Design and performance of generalized interconnection networks,"IEEE Trans. Comput., vol. C-32, pp. 1081-1089, Dec. 1983.
[2] G. Broomell and J. R. Heath, "Classification categories and historical development of circuit switching topologies,"Comput. Surveys, vol. 15, pp. 95-133, June 1983.
[3] C.R. Das and L.N. Bhuyan, "Bandwidth Availability of Multiple-bus Multiprocessors,"IEEE Trans. Computers, Vol C-34, Oct. 1985, pp. 918-926.
[4] T.-Y. Feng, "A survey of interconnection networks,"IEEE Comput. Mag., vol. 14, pp. 12-27, Dec. 1981.
[5] T. Lang, M. Valero, and I. Alegre, "Bandwidth of crossbar and multiple-bus connections for multiprocessors,"IEEE Trans. Comput., vol. C-31, pp. 1227-1234, Dec. 1982.
[6] T. Lang, M. Valero, and M. A. Fiol, "Reduction of connections for multibus organization,"IEEE Trans. Comput., vol. C-32, pp. 707-715, Aug. 1983.
[7] Y-C Liu and C-J Jou, "Effective memory bandwidth and processor blocking probability in multiple-bus systems,"IEEE Trans. Comput., vol. C-36, pp. 761-764, June 1987.
[8] T. N. Mudge, J. P. Hayes, G. D. Buzzard, and D. C. Winsor, "Analysis of multiple bus interconnection networks," inProc. 1984 Int. Conf. Parallel Processing, IEEE, 1984, pp. 228-232.
[9] C. V. Ravi, "On the bandwidth and interference in interleaved memory systems,"IEEE Trans. Comput., vol. C-21, pp. 899-901, Aug. 1972.
[10] B. Wilkinson, "Overlapping connectivity interconnection networks for shared memory multiprocessor systems,"J. Parallel Distributed Comput., vol. 15, no. 5, pp. 49-61, May 1992.
[11] D. W. L. Yen, J. H. Patel, and E. S. Davidson, "Memory interference in synchronous multiprocessor systems,"IEEE Trans. Comput., vol. C-31, pp. 1116-1121, Nov. 1982.

Index Terms:
multiple bus interconnection networks; overlapping connectivity; overlapping connectivity networks; neural computers; dataflow computers; multiprocessor interconnection networks.
B. Wilkinson, "On Crossbar Switch and Multiple Bus Interconnection Networks with Overlapping Connectivity," IEEE Transactions on Computers, vol. 41, no. 6, pp. 738-746, June 1992, doi:10.1109/12.144625
Usage of this product signifies your acceptance of the Terms of Use.