This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
A Testable Design of Logic Circuits Under Highly Observable Condition
May 1992 (vol. 41 no. 5)
pp. 654-659

The concept of k-UCP circuits is proposed. In a k-UCP circuit, all stuck-at faults and stuck-open faults can be detected and located by k+1 and k(k+1)+1 tests, respectively, under the highly observable condition. A method of modifying an arbitrary combinational circuit into a k-UCP circuit is also proposed.

[1] E. Wolfgang, "Electron beam testing," inHandbook of Advanced Semiconductor Technology and Computer Technology, New York: Van Norstrand Reinhold, 1987.
[2] T. Gheewala, "CrossCheck: A cell based VLSI testability solution," inProc. 26th Design Automat. Conf., June 1989, pp. 706-709.
[3] J. P. Hayes, "On modifying logic networks to improve their diagnosability,"IEEE Trans. Comput., vol. C-23, pp. 56-62, Jan. 1974.
[4] K. K. Saluja and S. M. Reddy, "On minimally testable logic networks,"IEEE Trans. Comput., vol. C-23, pp. 552-554, May 1974.
[5] S. C. Seth and K. L. Kodandapani, "Diagnosis of faults in linear tree networks,"IEEE Trans. Comput., vol. C-26, pp. 29-33, Jan. 1977.
[6] W. Xiaoqing and K. Kinoshita, "Fault detection and diagnosis of k-UCP circuits under totally observable condition," inProc. 20th Int. Symp. Fault-Tolerant Comput., June 1990, pp. 382-389.
[7] W. Xiaoqing and K. Kinoshita, "A testable design of logic circuits under highly observable condition," inProc. Int. Test Conf., Sept. 1990, pp. 955-963.
[8] S. Murai, C. Tanaka, S. Nakamura, T. Ogihara, M. Terai, and K. Kinoshita, "An integrated computer aided design system for gate array masterslice: Part 1--logic reorganization system LORES-2," inProc. 18th Design Automat. Conf., 1981, pp. 59-65.
[9] F. Brglez and H. Fujiwara, "A neutral netlist of 10 combinational benchmark circuits and a target translator in Fortran," inProc. IEEE Int. Symp. Circuits Syst., June 1985.

Index Terms:
testable design; logic circuits; highly observable condition; stuck-at faults; stuck-open faults; combinational circuit; combinatorial circuits; fault tolerant computing; integrated circuit testing; integrated logic circuits; logic testing.
Citation:
W. Xiaoqing, K. Kinoshita, "A Testable Design of Logic Circuits Under Highly Observable Condition," IEEE Transactions on Computers, vol. 41, no. 5, pp. 654-659, May 1992, doi:10.1109/12.142692
Usage of this product signifies your acceptance of the Terms of Use.