Issue No.05 - May (1992 vol.41)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/12.142691
<p>A built-in self-test (BIST) scheme for ROMs that has very high fault coverage and very small likelihood of error escape (aliasing) is described. For test generation, the scheme uses the exhaustive test technique. For output data evaluation the scheme uses both time and space compactors. Linear space compaction is performed using a multiple-input linear feedback shift register (MISR). For time compaction, nonlinear compaction (count-based) enhanced by the output data modification (ODM) technique is used. Space compaction is further enhanced by using a bidirectional MISR.</p>
linear space compaction; BIST; built-in self-test; ROMs; fault coverage; error escape; aliasing; test generation; exhaustive test; output data evaluation; multiple-input linear feedback shift register; time compaction; nonlinear compaction; data modification; bidirectional MISR; built-in self test; integrated circuit testing; read-only storage.
Y. Zorian, A. Ivanov, "An Effective BIST Scheme for ROM's", IEEE Transactions on Computers, vol.41, no. 5, pp. 646-653, May 1992, doi:10.1109/12.142691