This Article 
 Bibliographic References 
 Add to: 
The Multiple Observation Time Test Strategy
May 1992 (vol. 41 no. 5)
pp. 627-637

The authors consider the test generation problem, for synchronous sequential circuits in the case where hardware reset is not available (or cannot be assumed to be fault free). It is shown that the conventional testing approach, in which a fault is detected at a single predetermined time unit along the test sequence and in which the response of the circuit under test is compared against a single fault-free response, valid for all initial states of the circuit, can cause detectable faults to be declared undetectable. The use of a small number of different observation times and a small number of fault-free responses can allow the fault to be detected. Based on this observation, the use of multiple fault free responses and multiple time units for observation of the response of the circuit under test is suggested and test generation algorithms under the multiple observation time test strategy are given. Experimental results demonstrate the effectiveness and practicality of the multiple-observation-time strategy in increasing the fault coverage.

[1] M. Abramovici, M. A. Breuer, and A. D. Friedman,Digital Systems Testing and Testable Design. Rockville, MD: Computer Science Press, 1990.
[2] H. Fujiwara,Logic Testing and Design for Testability. Cambridge, MA: MIT Press, 1985.
[3] F. Hennie,Finite-state Models for Logical Machines, New York: Wiley, 1968.
[4] P. Muth, "A nine valued circuit model for Test generation,"IEEE Trans. Comput., pp. 630-636, June 1976.
[5] S. Shteingart, A. W. Nagle, and J. Grason, "RTG: Automatic register level test generator," inProc. 22nd Design Automat. Conf., June 1985, pp. 803-807.
[6] S. Mallela and S. Wu, "A sequential test generation system," inProc. Int. Test Conf., Sept. 1985, pp. 57-61.
[7] R. Marlett, "An effective test generation system for sequential circuits," inProc. Design Automat. Conf., June 1986, pp. 250-256.
[8] T. Ogihara, S. Saruyama, and S. Murai, "Test generation for seauential circuits using individual initial value propagation," inProc. Int. Conf. Comput. Aided Design, Nov. 1988, pp. 424-427.
[9] V. D. Agrawal, K. T. Cheng, and P. Agrawal, "CONTEST: A concurrent test generator for sequential circuits" inProc. Design Automat. Conf., June 1988, pp. 84-89.
[10] V. D. Agrawal, K. T. Cheng, and P. Agrawal, "A directed search method for test generation using a concurrent fault simulator,"IEEE Trans. Comput.-Aided Design, vol. CAD-8, pp. 131-138, Feb. 1989.
[11] W-T. Cheng and T. J. Chakraborty, "Gentest: An automatic test generation system for sequential circuits,"IEEE Comput. Mag., pp. 43-49, Apr. 1989.
[12] T. P. Kelsey and K. K. Saluja, "Fast test generation for sequential circuits," inProc. Int. Conf. Comput. Aided Design, Nov. 1989, pp. 354-357.
[13] H-K. T. Ma, S. Devadas, A. R. Newton, and A. S-Vincentelli, "Test generation for sequential circuits,"IEEE Trans. Comput.-Aided Design ICS, pp. 1081-1093, Oct. 1988.
[14] A. Ghosh, S. Devadas, and A. R. Newton, "Test generation and verification for highly sequential circuits,"IEEE Trans. Comput.-Aided Design ICS, pp. 952-667, May 1991.
[15] W-T. Cheng, "The back algorithm for sequential test generation," inProc. Int. Conf. Comput. Design, Oct. 1988, pp. 66-69.
[16] R. V. Hudly and S. C. Seth, "Testability analysis of synchronous sequential circuits based on structural data," inProc. Int. Test Conf., 1989, pp. 364-372.
[17] S. M. Thatte and J. A. Abraham, "Test generation for microprocessors,"IEEE Trans. Comput., pp. 429-441, June 1980.
[18] K-T. Cheng and J. Y. Jou, "Functional test generation for finite state machines," inProc. Int. Test Conf., 1990, pp. 162-168.
[19] A. T. Dahbura, M. U. Uyar, and C. W. Yau, "An optimal test sequence for the JTAG/IEEE P1149.1 test access port controller," inProc. Int. Test Conf., 1989, pp. 55-62.
[20] T. Nierman and J. H. Patel, "HITEC: A test generation package for sequential circuits," inProc. Euro. Design Automat. Conf., 1991, pp. 214-218.
[21] I. Pomeranz and S. M. Reddy, "On achieving a complete fault coverage for sequential machines using the transition fault model," inProc. Design Autom. Conf., 1991, pp. 341-346.
[22] I. Pomeranz and S. M. Reddy, "Classification of faults in synchronous sequential circuits," submitted toIEEE Trans. Comput., available as Tech. Rep. 3-27-1991, Dep. Elec. Comput. Eng., Univ. Iowa, 1991.
[23] Z. Kohavi,Switching and Finite Automata Theory. New York: McGraw-Hill, 1978.
[24] I. Pomeranz and S. M. Reddy, "Test generation for synchronous sequential circuits using multiple observation times," inProc. Fault-Tolerant Comput. Symp., 1991, pp. 52-59.
[25] R. Brayton, G. Hachtel, C. McMullen, and A. Sangio-Vincentelli,Logic Minimization Algorithms for VLSI Synthesis. Boston, MA: Kluwer Academic, 1984.
[26] F. Brglez, D. Bryan, and K. Kozminski, "Combinational profiles of sequential benchmark circuits," inProc. Int. Symp. Circuits Syst., May 1989, pp. 1929-1934.

Index Terms:
multiple observation time test; synchronous sequential circuits; detectable faults; multiple fault free responses; multiple time units; test generation algorithms; fault tolerant computing; integrated circuit testing; logic testing; sequential circuits.
I. Pomeranz, S.M. Reddy, "The Multiple Observation Time Test Strategy," IEEE Transactions on Computers, vol. 41, no. 5, pp. 627-637, May 1992, doi:10.1109/12.142689
Usage of this product signifies your acceptance of the Terms of Use.