This Article 
 Bibliographic References 
 Add to: 
Observations on the Effects of Fault Manifestation as a Function of Workload
May 1992 (vol. 41 no. 5)
pp. 559-566

The authors describe a methodology for modeling fault effects on system behavior and evaluate the methodology through an experimental fault injection, study. The methodology characterizes a workload under faulted conditions, and then uses workload attributes such as instruction usage to infer the fault behavior of other workloads. A model of workload attributes required to predict faulty behavior, is presented and evaluated.

[1] R. Chillarege and R. K. Iyer, "Fault latency in the memory--An experimental study on VAX 11/780," inProc. 16th Int. Symp. Fault-Tolerant Comput. (FTCS), 1986, pp. 258-263.
[2] R. Iyer, D. Rossetti, and M. Hsueh, "Measurement and modeling of computer reliability as affected by system activity,"ACM Trans. Comput. Syst., vol. 4, pp. 214-237, Aug. 1986.
[3] J. F. Meyer and L. Wei, "Analysis of workload influence on dependability," inProc. 18th IEEE Int. Symp. on Fault Tolerant Computing (FTCS-18)(Tokyo), June 1988, pp. 84-89.
[4] D. Lomelino and R. Iyer, "Error propagation in a digital avionic processor: A simulation-based study," NASA CR-176501, Univ. of Illinois, 1986.
[5] P. Duba and R. Iyer, "Transient fault behavior in a microprocessor: A case study," inProc. Int. Conf. Comput. Design(ICCD), Computer Systems Group, Univ. of Illinois, Oct. 1988, pp. 272-276.
[6] G. Choi, R. Iyer, R. Saleh, and V. Carreno, "A fault behavior model for an avionic microprocessor: A case study," inProc. Int. Working Conf. Dependable Comput. for Critical Appl., Aug. 1989, pp. 71-77.
[7] E. W. Czeck, "On the prediction of fault behavior based on workload," Ph.D. dissertation, Carnegie-Mellon Univ., Pittsburgh, PA, Apr. 1991.
[8] J. C. Laprie, "Dependable computing and fault tolerance: basic concepts and terminology," inProc. 15th Int. IEEE Symp. on Fault Tolerant Computing (FTCS-15)(Ann Arbor, MI), June 1985, pp. 2-11.
[9] S. M. Thatte and J. A. Abraham, "Test generation for microprocessor,"IEEE Trans. Comput., vol. C-29, pp. 429-441, June 1980.
[10] G. M. Silberman and I. Spillinger, "The difference fault model using functional fault simulation to obtain implementation fault coverage," inProc. Int. Test Conf. (ITC), 1986, pp. 332-339.
[11] J. L. Devore,Probability and Statistics for Engineering and the Sciences, second ed. Monterey, CA: Brooks/Cole, 1987.
[12] F. Waters, Ed.,IBM RT Personal Computer Technology, Austin TX: IBM Corp., 1986. Form number SA23-1057.
[13] U. Gunneflo, J. Karlsson, and J. Torin, "Evaluation of error detection schemes using fault injection by heavy-ion radiation," inProc. 19th Int. Symp. Fault-Tolerant Comput. (FTCS), June 1989, pp. 340-347.
[14] J. G. McGough and F. Swern, "Measurement of fault latency in a digital avionic mini processor," NASA CR-3462, Bendix Corp., Oct. 1981, Part II, CR-3651, Jan. 1983.
[15] R. Grappel and J. Hemenway, "A tale of four microprocessors: Benchmarks quantify performance,"Electron. Design News, vol. 26, Apr. 1981.
[16] J.L. Hennessy and David A. Patterson,Computer Architecture: A Quantitative Approach, Morgan Kaufmann, San Mateo, Calif., 1990.
[17] D. P. Siewiorek and R. S. Swarz,The Theory and Practice of Reliable System Design, Bedford, MA: Digital, 1982.
[18] M. Schuette and J. P. Shen, "Processor control flow monitoring using signatured instruction streams,"IEEE Trans. Comput., vol. C-36, pp. 264-276, Mar. 1987.
[19] H. Fujiwara,Logic Testing and Design for Testability. Cambridge, MA: MIT Press, 1985.

Index Terms:
fault manifestation; fault effects; system behavior; fault injection; workload; faulted conditions; instruction usage; fault behavior; faulty behavior; computation theory; fault tolerant computing.
E.W. Czeck, D.P. Siewiorek, "Observations on the Effects of Fault Manifestation as a Function of Workload," IEEE Transactions on Computers, vol. 41, no. 5, pp. 559-566, May 1992, doi:10.1109/12.142682
Usage of this product signifies your acceptance of the Terms of Use.