Issue No.03 - March (1992 vol.41)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/12.127450
<p>The authors address the design and performance analysis of partial-multiple-bus interconnection networks. They are bus architectures that have evolved from the multiple-bus structure by dividing buses into groups and reducing bus connections. Their effect is to reduce cost and alleviate arbitration and drive requirements without degrading performance significantly. One such structure, called processor-oriented partial-multiple-bus (PPMB), is proposed. It serves as an alternative to the conventional structure called memory-oriented partial-multiple-bus (MPMB) and is aimed at higher system performance at less or equal system cost. It has been shown, both analytically and by simulation, that a substantial increase in system bandwidth (up to 20%) is achieved by the PPMB structure over the MPMB structure. With very large systems, the results also imply a significantly improved cost-effectiveness over the conventional multiple-bus architecture.</p>
PPMB; partial-multiple-bus multiprocessor architecture; cost-effectiveness; design; performance analysis; interconnection networks; arbitration; processor-oriented partial-multiple-bus; memory-oriented partial-multiple-bus; simulation; system bandwidth; computer architecture; multiprocessor interconnection networks; performance evaluation.
H. Jiang, K.C. Smith, "PPMB: A Partial-Multiple-Bus Multiprocessor Architecture with Improved Cost-Effectiveness", IEEE Transactions on Computers, vol.41, no. 3, pp. 361-366, March 1992, doi:10.1109/12.127450